US20070207609A1 - Tungsten Plug Corrosion Prevention Method Using Water - Google Patents
Tungsten Plug Corrosion Prevention Method Using Water Download PDFInfo
- Publication number
- US20070207609A1 US20070207609A1 US11/744,347 US74434707A US2007207609A1 US 20070207609 A1 US20070207609 A1 US 20070207609A1 US 74434707 A US74434707 A US 74434707A US 2007207609 A1 US2007207609 A1 US 2007207609A1
- Authority
- US
- United States
- Prior art keywords
- interconnect line
- water
- electrically conductive
- conductive interconnect
- tungsten plug
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
Definitions
- Interconnect lines electrically connect devices within an integrated circuit (IC).
- IC devices may include one or more complimentary metal oxide semiconductor (CMOS) transistors having diffused source and drain regions separated by channel regions, and gates that are located over the channel regions.
- CMOS complimentary metal oxide semiconductor
- an IC may include thousands or millions of devices, such as CMOS transistors.
- Interconnect lines of ICs generally take the form of patterned metallization layers. Interconnect lines may be formed one on top of another with an electrically insulating material therebetween. As will be more fully described below, one interconnect line may be formed under another interconnect line and electrically connected thereto by one or more tungsten plugs.
- FIGS. 1-8 show a cross-sectional view of an IC during a portion of its manufacture. More particularly, FIG. 1 shows a first dielectric layer 12 , a first metallization layer 14 , and a photoresist layer 16 formed over substrate 10 . Layers 12 - 16 are formed using conventional techniques such as chemical vapor deposition, sputtering, or spin-on coating.
- First matallization layer 14 can be formed into a first interconnect line.
- This first interconnect line can be formed by selectively exposing photoresist layer 16 to light passing through a patterned reticle (not shown). Photoresist areas of layer 16 exposed to light are subsequently removed using conventional development techniques.
- FIG. 2 shows the substrate 10 of FIG. 1 after development of photoresist layer 16 to form photoresist mask pattern 20 .
- FIG. 3 shows the IC of FIG. 2 after plasma etching thereof.
- the plasma etching operation results in first interconnect line 22 .
- FIG. 4 shows the IC of FIG. 3 after a second dielectric layer 24 is deposited thereon.
- photoresist mask pattern 20 is removed prior to formation of second dielectric layer 24 .
- the second dielectric layer 24 and the first dielectric layer 12 may be formed from an insulating material such as silicon dioxide.
- FIG. 5 shows the IC of FIG. 4 after a via 26 is formed within the second dielectric layer 24 .
- vias such as via 26 , are formed by depositing a photoresist layer (not shown) over dielectric layer 24 , selectively exposing this photoresist layer to light passing through a patterned reticle having via hole patterns formed therein, developing and removing the exposed photoresist of form a photoresist via mask pattern, etching any dielectric layer 24 exposed through the photoresist via mask pattern, and removing the remaining photoresist via mask after etching dielectric layer 24 .
- the vias are filled with an electrically conductive material such as tungsten.
- an electrically conductive material such as tungsten.
- vias, such as via 26 are filled by depositing a barrier film by sputter or chemical vapor deposition, depositing a conductive film by sputter or chemical vapor deposition, and then removing the conductive film, and possibly removing the barrier film, over dielectric layer 24 , but not inside the via 26 .
- the barrier film is typically comprised of titanium, titanium nitride, or a titanium/titanium nitride stack.
- the conductive film is typically tungsten.
- the conductive film, and possibly the barrier film is removed by plasma etching, chemical mechanical polishing, or wet etching.
- FIG. 6 shows via 26 of FIG. 5 filled with tungsten, thereby forming tungsten plug 30 .
- a second metallization layer is formed over dielectric layer 24 and the tungsten plugs, icluding tungsten plug 30 .
- This metallization layer is typically comprised of a metal stack that includes any combination of one or more the following: titanium, titanium nitride, aluminum, an aluminum copper alloy, or an aluminum silicon copper alloy.
- This metallization layer is then patterned using conventional photolithography and plasma etching to form an additional layer of interconnect lines.
- FIG. 7 shows the IC of FIG. 6 with a second interconnect line 32 formed thereon. The second interconnect line 32 is electrically coupled to the first interconnect line 22 via the tungsten plug 30 .
- First interconnect line 22 may be coupled at one end to a first device (i.e., a first CMOS transistor)
- the second interconnect line 32 may be coupled to a second device (i.e., a second CMOS transistor) or coupled to connections which lead to the outside of the chip package. Accordingly, the structure of the first interconnect line 22 , tungsten plug 30 , and second interconnect line 32 , function to interconnect the first and second IC devices or function to interconnect an IC device and external package connections.
- interconnect line 32 As is well known in the art, conventional plasma etching to form interconnect lines (e.g., interconnect line 32 ) often leaves residual polymer (not shown) on the sides of the interconnect lines. To remove this residual polymer on the sides of the interconnect lines, a liquid cleaning solution is often used after plasma etch. Further, conventional plasma etching to form interconnect line 32 may leave a positive electrical charge interconnect line 32 , and thus, tungsten plug 30 and first interconnect line 22 . For purposes of explanation, it will be presumed that the structure consisting of first interconnect line 22 , tungsten plug 30 , and second interconnect line 32 is a floating structure such that both interconnect lines 22 and 30 and tungsten plug 30 will be positively charged before the polymer residue removal process.
- the IC shown in FIG. 7 is exposed to a cleaning solution to remove any polymer remaining after the plasma etching step.
- this cleaning solution may be alkaline or basic in nature (i.e. pH is greater than 7), however, acidic solutions (i.e. pH is less than 7) can also be used.
- the cleaning solution works well in removing polymer residues, one, some, or all of the tungsten plugs that are exposed to the cleaning solution may dissolve or erode away during the polymer residue removal process.
- the cause is electrochemical corrosion caused by two dissimilar conductive materials being in contact, the interconnect line and the tungsten plug, while both conductive materials are simultaneously in contact with an electrolyte, the cleaning solution or rinsing solution, during the polymer removal process.
- FIG. 7 illustrates the effects of misalignment of photolithography masks. More particularly, the misalignment of photolithography masks used to create second interconnect line 32 produces a misalignment of second interconnect line 32 with respect to tungsten plug 30 . As a result of this misalignment, tungsten plug 30 will be exposed to cleaning solution during the polymer residue removal step described above.
- FIG. 8 illustrates how tungsten plug 30 could be corroded by the cleaning solution of the polymer residue removal process. As seen in FIG. 8 , a substantial portion of tungsten plug 30 , is removed by the aforementioned corrosion. Tungsten plug corrosion may have adverse effects on performance of the IC. For example, corrosion of tungsten plug 30 shown in FIG. 8 may be so extensive that first interconnect line 22 is no longer electrically coupled to second interconnect line 32 thereby creating an open circuit therebetween. IC devices coupled to second interconnect line 32 could be electrically isolated from IC devices coupled to first interconnect line 22 thereby resulting in an IC that fails to function for its intended purpose.
- the paper describes that this ionic solution should have a pH near neutral (i.e. pH near 7).
- the paper describes deionized (DI) water as one form of ionic solution for discharging tungsten plugs.
- DI deionized
- the paper found that a relatively long emersion time of several hours within the DI water was necessary to discharge exposed tungsten plugs, such as the exposed tungsten plug shown in FIG. 7 .
- the exposed tungsten plugs were found to remain in tact after subsequent emersion in the alkaline cleaning solution; however, noticeable corrosion of the interconnect lines, such as interconnect line 32 , was observed. Accordingly, this paper concluded that emersion in DI water of ICs for the purpose of discharging exposed tungsten plugs, was not a “practical” approach. It is noted that this paper should not be considered prior art to the invention claimed herein.
- U.S. Pat. No. 6,277,742 describes another technique for preventing tungsten plug corrosion.
- an IC is dipped into an electrolyte solution sufficiently acid or alkaline.
- charges accumulated can be discharged by dipping the IC into the electrolyte solution.
- the pH value of the acid electrolyte solution is said to be less than 6.5.
- the acid electrolyte solution is said to include an oxy-acid aqueous solution such as acetic acid (CH 3 COOH), sulfuric acid (H 2 SO 4 ) or nitric acid (HNO 3 ).
- the acid electrolytic solution is said to include a hydrohalic acid like hydrofluoric acid (HF) or hydrochloric acid (HCL).
- An acid salt aqueous solution for example, sodium hydrogen sulfate (NaHSO 4 ), ammonium chloride (NH 4 Cl) or ammonium nitride (NH 4 NO 3 ) is also said to be suitable.
- the pH value of the alkaline electrolyte solution is greater than 7.5.
- the alkaline electrolyte solution is said to include either ammonium hydroxide (NH 4 OH) aqueous solution or metal hydroxide (M(OH) ) aqueous solution.
- the metal hydroxide aqueous solution includes sodium hydroxide (NaOH) or potassium hydroxide (KOH).
- An alkaline salt aqueous solution for example, sodium acetate (CH 3 COONa) or sodium carbonate (Na 2 CO 3 ) is also said to be suitable. It is noted alkaline or acidic electrolytic solution may be environmentally hazardous or hazardous to those who are responsible for discharging ICs prior to polymer residue removal.
- the method includes forming tungsten plugs in the integrated circuit and forming electrically conductive interconnect lines in the integrated circuit after formation of the tungsten plugs. At least one tungsten plug is electrically connected to at least one electrically conductive interconnect line. Thereafter at least one electrically conductive interconnect line is contacted with water for a period of time less than 120 minutes.
- FIG. 1 is a cross-sectional view of a portion of a partially fabricated integrated circuit
- FIG. 2 shows the IC of FIG. 1 after patterning the photoresist layer to form photoresist mask pattern
- FIG. 3 shows the IC of FIG. 2 after etching the first metallization layer
- FIG. 4 illustrates the IC of FIG. 3 with a second dielectric layer formed thereon
- FIG. 5 illustrates the IC of FIG. 4 after formation of a via within the second dielectric layer
- FIG. 6 shows the IC of FIG. 5 with a tungsten plug formed therein
- FIG. 7 shows the IC of FIG. 6 after formation of a second interconnect line thereon
- FIG. 8 shows the IC of FIG. 7 after exposure to a cleaning solution to remove polymer residue
- FIG. 9 is a graph showing test results of an IC manufactured with and without use of one embodiment of the present invention to discharge tungsten plugs.
- FIG. 10 is another graph showing test results of an IC manufactured with and without use of one embodiment of the present invention to discharge tungsten plugs.
- the present invention relates to a method of making ICs.
- the method includes forming a tungsten plug in a dielectric layer and forming an electrically conductive interconnect line partially or completely covering the after formation of the tungsten plug.
- FIG. 7 illustrates an exemplary, partially formed IC in which interconnect line 32 is formed after formation of dielectric layer 24 and tungsten plug 30 .
- the electrically conductive interconnect line 32 in FIG. 7 may be formed from conductive materials such as a metal stack comprised of any combination of one or more of the following: titanium, titanium nitride, aluminum, an aluminum copper alloy, or an aluminum silicon copper alloy.
- the Tungsten plug 30 is electrically connected to conductive interconnect line 32 .
- Formation of conductive line 32 may result in an unwanted polymer residue as described above. Moreover, formation of conductive line 32 may result in the accumulation of electrical charge on the conductive line 32 and the tungsten plug 30 connected thereto and the underlying conductive line 22 connected to tungsten plug 30 .
- the polymer residue may be removed by a step or exposing the partially formed IC of FIG. 7 to a cleaning solution. Before the polymer residue removal step, but after the formation of the conductive interconnect line 32 , the partially formed IC is brought in contact with water for a period of time less than 120 minutes. More particularly interconnect line 32 connected to tungsten plug 30 (and tungsten plug 30 if not covered by interconnect 32 ), is contacted with water for a period of time less than 120 minutes.
- contact is effected by dipping the partially formed IC into a bath of water.
- the water is sprayed on the IC.
- the water is dispensed on the IC by a nozzle.
- interconnect line 32 is contacted with water for a period of time equal to or less than 15 minutes.
- Interconnect lines 22 and 32 in FIG. 7 are lines in two separate levels. Ideally, each time a level of interconnect lines is formed, the newly formed interconnect lines should be contacted with water.
- the water used to discharge conductive interconnect line 32 and/or tungsten plug 30 connected thereto and/or the underlying conductive line 22 connected to tungsten plug 30 may have a pH at neutral or 7. It is noted that the pH of the water may be slightly higher or lower than neutral.
- the water used is degasified. Degasified water can be formed during a distillation and/or filtration process which as much of the dissolved gases (i.e., nitrogen, oxygen, carbon dioxide, etc.) and microbubbles as possible are removed from water.
- water that is not degasified and which has a pH at or near neutral is used to discharge conductive interconnect line 32 and tungsten plug 30 connected thereto and the underlying conductive line 22 connected to tungsten plug 30 .
- DI water is water which has been “deionized” or has “no ions.”
- water goes through an ion-exchange and/or reverse osmosis process in order to remove ions dissolved in the water (i.e. calcium, potassium, chlorine, fluorine, etc.) or other ionic impurities. This process may make the water purer and may control pH.
- DI water still has ions because at all temperatures above absolute zero, water thermally dissociates into hydroxide ions and hydrogen ions (protons).
- non-DI water is used to discharge conductive interconnect line 32 and tungsten plug 30 connected thereto and the underlying conductive line 22 connected to tungsten plug 30 .
- the water used to discharge conductive interconnect line 32 and tungsten plug 30 connected thereto and the underlying conductive line 22 connected to tungsten plug 30 may be: degasified and deionized; deionized but not degasified; degasified but not deionized; or neither degasified nor deionized.
- FIGS. 9 and 10 graph the results of testing ICs during a 16 month period.
- the tested ICs are identical in design and were made with and without the step of dipping the ICs into a DI water bath for 120 minutes or less prior to exposure to an alkaline cleaning solution to remove polymer residue.
- ICs tested after month 13 were made using a 120 minute or less DI water-dip prior to polymer residue removal in accordance with one embodiment of the present invention, while ICs tested before month 13 were not made with the process step of dipping into DI water for 120 minutes or less prior to polymer residue removal. Except for the DI water dip step, the ICs tested were made using identical manufacturing tools and processes.
- FIG. 9 shows that ICs (dies) made with the DI water dip step on average were less prone to failure as a result of tungsten plug corrosion when compared to ICs made without the DI water dip step.
- FIG. 10 shows that on average, the process yield (ICs that functioned properly versus ICs that failed to function properly) is higher when the DI water dip is used in the manufacturing process.
Abstract
Disclosed herein is a method of making integrated circuits. In one embodiment the method includes forming tungsten plugs in the integrated circuit and forming electrically conductive interconnect lines in the integrated circuit after formation of the tungsten plugs. At least one tungsten plug is electrically connected to at least one electrically conductive interconnect line. Thereafter at least one electrically conductive interconnect line is contacted with water for a period of time less than 120 minutes.
Description
- Interconnect lines electrically connect devices within an integrated circuit (IC). IC devices may include one or more complimentary metal oxide semiconductor (CMOS) transistors having diffused source and drain regions separated by channel regions, and gates that are located over the channel regions. In practice, an IC may include thousands or millions of devices, such as CMOS transistors.
- Interconnect lines of ICs generally take the form of patterned metallization layers. Interconnect lines may be formed one on top of another with an electrically insulating material therebetween. As will be more fully described below, one interconnect line may be formed under another interconnect line and electrically connected thereto by one or more tungsten plugs.
- ICs are manufactured on silicon substrates using conventional photolithographic techniques.
FIGS. 1-8 show a cross-sectional view of an IC during a portion of its manufacture. More particularly,FIG. 1 shows a firstdielectric layer 12, afirst metallization layer 14, and aphotoresist layer 16 formed oversubstrate 10. Layers 12-16 are formed using conventional techniques such as chemical vapor deposition, sputtering, or spin-on coating. -
First matallization layer 14 can be formed into a first interconnect line. This first interconnect line can be formed by selectively exposingphotoresist layer 16 to light passing through a patterned reticle (not shown). Photoresist areas oflayer 16 exposed to light are subsequently removed using conventional development techniques.FIG. 2 shows thesubstrate 10 ofFIG. 1 after development ofphotoresist layer 16 to formphotoresist mask pattern 20. - Once the
photoresist mask pattern 20 is formed, a plasma etching operation is applied to the IC shown inFIG. 2 to remove portions ofmetallization layer 14 that are not covered byphotoresist mask pattern 20.FIG. 3 shows the IC ofFIG. 2 after plasma etching thereof. The plasma etching operation results infirst interconnect line 22. -
FIG. 4 shows the IC ofFIG. 3 after a seconddielectric layer 24 is deposited thereon. Although not shown,photoresist mask pattern 20 is removed prior to formation of seconddielectric layer 24. The seconddielectric layer 24 and the firstdielectric layer 12 may be formed from an insulating material such as silicon dioxide. -
FIG. 5 shows the IC ofFIG. 4 after avia 26 is formed within the seconddielectric layer 24. As is well known in the art, vias, such as via 26, are formed by depositing a photoresist layer (not shown) overdielectric layer 24, selectively exposing this photoresist layer to light passing through a patterned reticle having via hole patterns formed therein, developing and removing the exposed photoresist of form a photoresist via mask pattern, etching anydielectric layer 24 exposed through the photoresist via mask pattern, and removing the remaining photoresist via mask after etchingdielectric layer 24. - Once the vias are formed within the second
dielectric layer 24, the vias are filled with an electrically conductive material such as tungsten. As well is known in the art, vias, such as via 26, are filled by depositing a barrier film by sputter or chemical vapor deposition, depositing a conductive film by sputter or chemical vapor deposition, and then removing the conductive film, and possibly removing the barrier film, overdielectric layer 24, but not inside thevia 26. The barrier film is typically comprised of titanium, titanium nitride, or a titanium/titanium nitride stack. The conductive film is typically tungsten. The conductive film, and possibly the barrier film, is removed by plasma etching, chemical mechanical polishing, or wet etching.FIG. 6 shows via 26 ofFIG. 5 filled with tungsten, thereby formingtungsten plug 30. - After the tungsten plugs are formed, a second metallization layer is formed over
dielectric layer 24 and the tungsten plugs, icludingtungsten plug 30. This metallization layer is typically comprised of a metal stack that includes any combination of one or more the following: titanium, titanium nitride, aluminum, an aluminum copper alloy, or an aluminum silicon copper alloy. This metallization layer is then patterned using conventional photolithography and plasma etching to form an additional layer of interconnect lines.FIG. 7 shows the IC ofFIG. 6 with a secondinterconnect line 32 formed thereon. Thesecond interconnect line 32 is electrically coupled to thefirst interconnect line 22 via thetungsten plug 30.First interconnect line 22 may be coupled at one end to a first device (i.e., a first CMOS transistor) Thesecond interconnect line 32 may be coupled to a second device (i.e., a second CMOS transistor) or coupled to connections which lead to the outside of the chip package. Accordingly, the structure of thefirst interconnect line 22,tungsten plug 30, andsecond interconnect line 32, function to interconnect the first and second IC devices or function to interconnect an IC device and external package connections. - As is well known in the art, conventional plasma etching to form interconnect lines (e.g., interconnect line 32) often leaves residual polymer (not shown) on the sides of the interconnect lines. To remove this residual polymer on the sides of the interconnect lines, a liquid cleaning solution is often used after plasma etch. Further, conventional plasma etching to form
interconnect line 32 may leave a positive electricalcharge interconnect line 32, and thus,tungsten plug 30 andfirst interconnect line 22. For purposes of explanation, it will be presumed that the structure consisting offirst interconnect line 22,tungsten plug 30, andsecond interconnect line 32 is a floating structure such that both interconnectlines tungsten plug 30 will be positively charged before the polymer residue removal process. - After plasma etching, the IC shown in
FIG. 7 is exposed to a cleaning solution to remove any polymer remaining after the plasma etching step. Typically this cleaning solution may be alkaline or basic in nature (i.e. pH is greater than 7), however, acidic solutions (i.e. pH is less than 7) can also be used. Although the cleaning solution works well in removing polymer residues, one, some, or all of the tungsten plugs that are exposed to the cleaning solution may dissolve or erode away during the polymer residue removal process. The cause is electrochemical corrosion caused by two dissimilar conductive materials being in contact, the interconnect line and the tungsten plug, while both conductive materials are simultaneously in contact with an electrolyte, the cleaning solution or rinsing solution, during the polymer removal process. - More and more devices are packed into smaller ICs. As such, the density of devices and interconnect lines in ICs has dramatically increased over the years. Unfortunately, this dense integration of devices and interconnect lines has the effect of pushing the limits of conventional photolithography patterning, which necessarily makes photolithography masks misalignments more likely to occur. An increase in misalignments will result in an increase of exposed tungsten plugs.
-
FIG. 7 illustrates the effects of misalignment of photolithography masks. More particularly, the misalignment of photolithography masks used to createsecond interconnect line 32 produces a misalignment ofsecond interconnect line 32 with respect totungsten plug 30. As a result of this misalignment,tungsten plug 30 will be exposed to cleaning solution during the polymer residue removal step described above. -
FIG. 8 illustrates howtungsten plug 30 could be corroded by the cleaning solution of the polymer residue removal process. As seen inFIG. 8 , a substantial portion oftungsten plug 30, is removed by the aforementioned corrosion. Tungsten plug corrosion may have adverse effects on performance of the IC. For example, corrosion oftungsten plug 30 shown inFIG. 8 may be so extensive thatfirst interconnect line 22 is no longer electrically coupled tosecond interconnect line 32 thereby creating an open circuit therebetween. IC devices coupled tosecond interconnect line 32 could be electrically isolated from IC devices coupled tofirst interconnect line 22 thereby resulting in an IC that fails to function for its intended purpose. - Clearly, there is a need to avoid tungsten plug corrosion in the manufacture of ICs. In 1998, a paper was published by S. Bothra, H. Sur, and V. Liang, entitled, “A New Failure Mechanism by Corrosion of Tungsten in a Tungsten Plug Process, ” IEEE Annual International Reliability Physics Symposium, pages 150-156. This paper, which is incorporated herein by reference in its entirety, describes some techniques for preventing tungsten plug corrosion. These techniques involve discharging the tungsten plugs prior to immersion in alkaline cleaning solution to remove polymer residue. In one technique described in the paper, tungsten plug discharge is accomplished by dipping ICs in an ionic solution prior to polymer residue removal. The paper describes that this ionic solution should have a pH near neutral (i.e. pH near 7). The paper describes deionized (DI) water as one form of ionic solution for discharging tungsten plugs. However, the paper found that a relatively long emersion time of several hours within the DI water was necessary to discharge exposed tungsten plugs, such as the exposed tungsten plug shown in
FIG. 7 . The exposed tungsten plugs were found to remain in tact after subsequent emersion in the alkaline cleaning solution; however, noticeable corrosion of the interconnect lines, such asinterconnect line 32, was observed. Accordingly, this paper concluded that emersion in DI water of ICs for the purpose of discharging exposed tungsten plugs, was not a “practical” approach. It is noted that this paper should not be considered prior art to the invention claimed herein. - U.S. Pat. No. 6,277,742, describes another technique for preventing tungsten plug corrosion. In U.S. Pat. No. 6,277,742, an IC is dipped into an electrolyte solution sufficiently acid or alkaline. According to U.S. Pat. No. 6,277,742, charges accumulated can be discharged by dipping the IC into the electrolyte solution. Preferably, when an acid electrolyte solution is used, the pH value of the acid electrolyte solution is said to be less than 6.5. The acid electrolyte solution is said to include an oxy-acid aqueous solution such as acetic acid (CH3COOH), sulfuric acid (H2 SO4) or nitric acid (HNO3). The acid electrolytic solution is said to include a hydrohalic acid like hydrofluoric acid (HF) or hydrochloric acid (HCL). An acid salt aqueous solution, for example, sodium hydrogen sulfate (NaHSO4), ammonium chloride (NH4Cl) or ammonium nitride (NH4NO3) is also said to be suitable. Preferably, when an alkaline electrolyte solution is used, the pH value of the alkaline electrolyte solution is greater than 7.5. The alkaline electrolyte solution is said to include either ammonium hydroxide (NH4OH) aqueous solution or metal hydroxide (M(OH)) aqueous solution. The metal hydroxide aqueous solution includes sodium hydroxide (NaOH) or potassium hydroxide (KOH). An alkaline salt aqueous solution, for example, sodium acetate (CH3COONa) or sodium carbonate (Na2CO3) is also said to be suitable. It is noted alkaline or acidic electrolytic solution may be environmentally hazardous or hazardous to those who are responsible for discharging ICs prior to polymer residue removal.
- Disclosed herein is a method of making integrated circuits. In one embodiment the method includes forming tungsten plugs in the integrated circuit and forming electrically conductive interconnect lines in the integrated circuit after formation of the tungsten plugs. At least one tungsten plug is electrically connected to at least one electrically conductive interconnect line. Thereafter at least one electrically conductive interconnect line is contacted with water for a period of time less than 120 minutes.
- The present invention may be better understood in its numerous objects, features, and advantages made apparent to those skilled in the art by referencing the accompanying drawings.
-
FIG. 1 is a cross-sectional view of a portion of a partially fabricated integrated circuit; -
FIG. 2 shows the IC ofFIG. 1 after patterning the photoresist layer to form photoresist mask pattern; -
FIG. 3 shows the IC ofFIG. 2 after etching the first metallization layer; -
FIG. 4 illustrates the IC ofFIG. 3 with a second dielectric layer formed thereon; -
FIG. 5 illustrates the IC ofFIG. 4 after formation of a via within the second dielectric layer; -
FIG. 6 shows the IC ofFIG. 5 with a tungsten plug formed therein; -
FIG. 7 shows the IC ofFIG. 6 after formation of a second interconnect line thereon; -
FIG. 8 shows the IC ofFIG. 7 after exposure to a cleaning solution to remove polymer residue; -
FIG. 9 is a graph showing test results of an IC manufactured with and without use of one embodiment of the present invention to discharge tungsten plugs; and -
FIG. 10 is another graph showing test results of an IC manufactured with and without use of one embodiment of the present invention to discharge tungsten plugs. - The use of the same reference symbols in different drawings indicates similar or identical items.
- The present invention relates to a method of making ICs. In one embodiment the method includes forming a tungsten plug in a dielectric layer and forming an electrically conductive interconnect line partially or completely covering the after formation of the tungsten plug.
FIG. 7 illustrates an exemplary, partially formed IC in whichinterconnect line 32 is formed after formation ofdielectric layer 24 andtungsten plug 30. The electricallyconductive interconnect line 32 inFIG. 7 , may be formed from conductive materials such as a metal stack comprised of any combination of one or more of the following: titanium, titanium nitride, aluminum, an aluminum copper alloy, or an aluminum silicon copper alloy. The Tungsten plug 30 is electrically connected toconductive interconnect line 32. - Formation of
conductive line 32 may result in an unwanted polymer residue as described above. Moreover, formation ofconductive line 32 may result in the accumulation of electrical charge on theconductive line 32 and thetungsten plug 30 connected thereto and the underlyingconductive line 22 connected totungsten plug 30. The polymer residue may be removed by a step or exposing the partially formed IC ofFIG. 7 to a cleaning solution. Before the polymer residue removal step, but after the formation of theconductive interconnect line 32, the partially formed IC is brought in contact with water for a period of time less than 120 minutes. More particularlyinterconnect line 32 connected to tungsten plug 30 (and tungsten plug 30 if not covered by interconnect 32), is contacted with water for a period of time less than 120 minutes. In one embodiment, contact is effected by dipping the partially formed IC into a bath of water. In another embodiment, the water is sprayed on the IC. In another embodiment, the water is dispensed on the IC by a nozzle. In a preferred embodiment,interconnect line 32 is contacted with water for a period of time equal to or less than 15 minutes. - The contact with the water fully or partially discharges
conductive interconnect line 32 and tungsten plug 30 connected thereto and the underlyingconductive line 22 connected totungsten plug 30. It is noted that ICs may be created with more than two levels of interconnect lines.Interconnect lines FIG. 7 are lines in two separate levels. Ideally, each time a level of interconnect lines is formed, the newly formed interconnect lines should be contacted with water. - The water used to discharge
conductive interconnect line 32 and/ortungsten plug 30 connected thereto and/or the underlyingconductive line 22 connected totungsten plug 30, may have a pH at neutral or 7. It is noted that the pH of the water may be slightly higher or lower than neutral. In one embodiment, the water used is degasified. Degasified water can be formed during a distillation and/or filtration process which as much of the dissolved gases (i.e., nitrogen, oxygen, carbon dioxide, etc.) and microbubbles as possible are removed from water. In another embodiment, water that is not degasified and which has a pH at or near neutral, is used to dischargeconductive interconnect line 32 and tungsten plug 30 connected thereto and the underlyingconductive line 22 connected totungsten plug 30. The water used to dischargeconductive interconnect line 32 and tungsten plug 30 connected thereto and the underlyingconductive line 22 connected totungsten plug 30 may be deionized (DI) water. DI water is water which has been “deionized” or has “no ions.” In a deionization process, water goes through an ion-exchange and/or reverse osmosis process in order to remove ions dissolved in the water (i.e. calcium, potassium, chlorine, fluorine, etc.) or other ionic impurities. This process may make the water purer and may control pH. In actuality, DI water still has ions because at all temperatures above absolute zero, water thermally dissociates into hydroxide ions and hydrogen ions (protons). In another embodiment, non-DI water is used to dischargeconductive interconnect line 32 and tungsten plug 30 connected thereto and the underlyingconductive line 22 connected totungsten plug 30. In yet other embodiments, the water used to dischargeconductive interconnect line 32 and tungsten plug 30 connected thereto and the underlyingconductive line 22 connected totungsten plug 30 may be: degasified and deionized; deionized but not degasified; degasified but not deionized; or neither degasified nor deionized. -
FIGS. 9 and 10 graph the results of testing ICs during a 16 month period. The tested ICs are identical in design and were made with and without the step of dipping the ICs into a DI water bath for 120 minutes or less prior to exposure to an alkaline cleaning solution to remove polymer residue. ICs tested aftermonth 13 were made using a 120 minute or less DI water-dip prior to polymer residue removal in accordance with one embodiment of the present invention, while ICs tested beforemonth 13 were not made with the process step of dipping into DI water for 120 minutes or less prior to polymer residue removal. Except for the DI water dip step, the ICs tested were made using identical manufacturing tools and processes. -
FIG. 9 shows that ICs (dies) made with the DI water dip step on average were less prone to failure as a result of tungsten plug corrosion when compared to ICs made without the DI water dip step.FIG. 10 shows that on average, the process yield (ICs that functioned properly versus ICs that failed to function properly) is higher when the DI water dip is used in the manufacturing process. - Although the present invention has been described in connection with several embodiments, the invention is not intended to be limited to the specific forms set forth herein. On the contrary, it is intended to cover such alternatives, modifications, and equivalents as can be reasonably included within the scope of the invention as defined by the appended claims.
Claims (21)
1-10. (canceled)
11. An integrated circuit partially formed by:
forming a tungsten plug in a dielectric layer;
forming an electrically conductive interconnect line on the dielectric layer after formation of the tungsten plug, wherein the tungsten plug is electrically connected to the electrically conductive interconnect line;
contacting the electrically conductive interconnect line with water after formation of the electrically conductive interconnect line;
wherein the electrically conductive interconnect line is contacted with the water for less than 120 minutes.
12. The integrated circuit of claim 11 wherein the water is degasified and deionized.
13. The integrated circuit of claim 11 wherein the water is deionized but not degasified.
14. The integrated circuit of claim 11 wherein the water is degasified but not deionized.
15. The integrated circuit of claim 11 wherein the water is neither degasified nor deionized.
16. The integrated circuit of claim 11 wherein the water has a pH that is at or near neutral.
17. The integrated circuit of claim 11 wherein the electrically conductive interconnect line is contacted with the water for less than 60 minutes.
18. The integrated circuit of claim 11 wherein the electrically conductive interconnect line is contacted with water for less than 15 minutes.
19. The integrated circuit of claim 11 wherein the electrically conductive interconnect line is formed from a metal stack that includes one or more of titanium, titanium nitride, aluminum, an aluminum copper alloy, or an aluminum silicon copper alloy.
20. The integrated circuit of claim 11 further formed by contacting the electrically conductive interconnect line with a solution to remove residual polymer after the electrically conductive interconnect line is contacted with the water.
21. The method of claim 10 wherein the solution is alkaline or basic solution having a pH of 10-12.
22. The integrated circuit of claim 20 wherein the solution is alkaline or basic solution having a pH of 10-12.
23. A method comprising:
forming a tungsten plug in a dielectric layer;
forming an electrically conductive interconnect line on the dielectric layer after formation of the tungsten plug, wherein the tungsten plug is electrically connected to the electrically conductive interconnect line;
contacting the electrically conductive interconnect line with water after formation of the electrically conductive interconnect line;
wherein the electrically conductive interconnect line is contacted with the water for less than 120 minutes;
wherein the electrically conductive interconnect line is formed from a metal stack that is comprised of titanium, titanium nitride, and an aluminum copper alloy consisting of 99.5% aluminum and 0.5% copper.
24. The integrated circuit of claim 11 wherein the electrically conductive interconnect line is formed from a metal stack that is comprised of titanium, titanium nitride, and an aluminum copper alloy consisting of 99.5% aluminum and 0.5% copper.
25. A method comprising:
forming a tungsten plug in a dielectric layer;
forming an electrically conductive interconnect line on the dielectric layer after formation of the tungsten plug, wherein the tungsten plug is electrically connected to the electrically conductive interconnect line;
contacting the electrically conductive interconnect line with water after formation of the electrically conductive interconnect line;
wherein the electrically conductive interconnect line is contacted with the water for less than 120 minutes;
contacting the tungsten plug with the water after formation of the electrically conductive interconnect line.
26. The integrated circuit of claim 11 further formed by contacting the tungsten plug with the water after formation of the electrically conductive interconnect line.
27. The method of claim 23 wherein the electrically conductive interconnect line is contacted with the water for less than 60 minutes.
28. The method of claim 23 wherein the electrically conductive interconnect line is contacted with the water for less than 15 minutes.
29. The method of claim 25 wherein the electrically conductive interconnect line is contacted with the water for less than 60 minutes.
30. The method of claim 25 wherein the electrically conductive interconnect line is contacted with the water for less than 15 minutes.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/744,347 US20070207609A1 (en) | 2003-06-24 | 2007-05-04 | Tungsten Plug Corrosion Prevention Method Using Water |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/602,291 US7253092B2 (en) | 2003-06-24 | 2003-06-24 | Tungsten plug corrosion prevention method using water |
US11/744,347 US20070207609A1 (en) | 2003-06-24 | 2007-05-04 | Tungsten Plug Corrosion Prevention Method Using Water |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/602,291 Division US7253092B2 (en) | 2003-06-24 | 2003-06-24 | Tungsten plug corrosion prevention method using water |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070207609A1 true US20070207609A1 (en) | 2007-09-06 |
Family
ID=33539521
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/602,291 Expired - Lifetime US7253092B2 (en) | 2003-06-24 | 2003-06-24 | Tungsten plug corrosion prevention method using water |
US11/744,347 Abandoned US20070207609A1 (en) | 2003-06-24 | 2007-05-04 | Tungsten Plug Corrosion Prevention Method Using Water |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/602,291 Expired - Lifetime US7253092B2 (en) | 2003-06-24 | 2003-06-24 | Tungsten plug corrosion prevention method using water |
Country Status (1)
Country | Link |
---|---|
US (2) | US7253092B2 (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7645671B2 (en) * | 2006-11-13 | 2010-01-12 | Micron Technology, Inc. | Recessed access device for a memory |
US7977241B2 (en) * | 2006-12-20 | 2011-07-12 | Freescale Semiconductor, Inc. | Method for fabricating highly reliable interconnects |
JP2011135124A (en) * | 2009-12-22 | 2011-07-07 | Mitsumi Electric Co Ltd | Chip antenna |
US8546016B2 (en) * | 2011-01-07 | 2013-10-01 | Micron Technology, Inc. | Solutions for cleaning semiconductor structures and related methods |
CN103390542A (en) * | 2013-07-25 | 2013-11-13 | 上海宏力半导体制造有限公司 | Forming method of MIM (metal-insulator-metal) capacitor |
KR20180087661A (en) | 2017-01-25 | 2018-08-02 | 삼성전자주식회사 | Semiconductor device including conductive structure having nucleation structure and method of forming the same |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5476816A (en) * | 1994-03-28 | 1995-12-19 | Motorola, Inc. | Process for etching an insulating layer after a metal etching step |
US6012469A (en) * | 1997-09-17 | 2000-01-11 | Micron Technology, Inc. | Etch residue clean |
US6177338B1 (en) * | 1999-02-08 | 2001-01-23 | Taiwan Semiconductor Manufacturing Company | Two step barrier process |
US6277742B1 (en) * | 1999-04-05 | 2001-08-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of protecting tungsten plug from corroding |
US6313027B1 (en) * | 1995-08-07 | 2001-11-06 | Applied Materials, Inc. | Method for low thermal budget metal filling and planarization of contacts vias and trenches |
US6358329B1 (en) * | 1999-01-07 | 2002-03-19 | Mitsubishi Denki Kabushiki Kaisha | Resist residue removal apparatus and method |
US6410417B1 (en) * | 1998-11-05 | 2002-06-25 | Promos Technologies, Inc. | Method of forming tungsten interconnect and vias without tungsten loss during wet stripping of photoresist polymer |
US20040229455A1 (en) * | 1997-03-14 | 2004-11-18 | Rhodes Howard E. | Advanced VLSI metallization |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4951172A (en) | 1988-07-20 | 1990-08-21 | Ion Systems, Inc. | Method and apparatus for regulating air ionization |
US6872699B2 (en) * | 1992-11-13 | 2005-03-29 | Max-Planck-Gesellschaft Zur Foerderung Der Wissenschaften, E.V. | Truncated Flk-1 receptor protein, methods of use and a recombinant vector containing a nucleotide encoding the truncated Flk-1 protein |
US5336371A (en) | 1993-03-18 | 1994-08-09 | At&T Bell Laboratories | Semiconductor wafer cleaning and rinsing techniques using re-ionized water and tank overflow |
US6077762A (en) | 1997-12-22 | 2000-06-20 | Vlsi Technology, Inc. | Method and apparatus for rapidly discharging plasma etched interconnect structures |
US6153531A (en) | 1997-12-22 | 2000-11-28 | Philips Electronics North America Corporation | Method for preventing electrochemical erosion of interconnect structures |
JP3533332B2 (en) | 1998-05-20 | 2004-05-31 | Tdk株式会社 | Electronic component manufacturing method and water treatment device |
US6021791A (en) | 1998-06-29 | 2000-02-08 | Speedfam-Ipec Corporation | Method and apparatus for immersion cleaning of semiconductor devices |
JP4207285B2 (en) | 1999-02-10 | 2009-01-14 | ソニー株式会社 | Manufacturing method of semiconductor device |
US6507474B1 (en) | 2000-06-19 | 2003-01-14 | Advanced Micro Devices, Inc. | Using localized ionizer to reduce electrostatic charge from wafer and mask |
US6589359B2 (en) | 2000-07-11 | 2003-07-08 | Tokyo Electron Limited | Cleaning method and cleaning apparatus for substrate |
JP2002110616A (en) | 2000-09-27 | 2002-04-12 | Mitsubishi Electric Corp | Cleaning treatment apparatus and method, therefor semiconductor-manufacturing apparatus, and semiconductor device |
JP3914842B2 (en) | 2001-10-23 | 2007-05-16 | 有限会社ユーエムエス | Method and apparatus for removing organic coating |
US6703301B2 (en) | 2002-04-26 | 2004-03-09 | Macronix International Co., Ltd. | Method of preventing tungsten plugs from corrosion |
US6872669B1 (en) | 2003-12-19 | 2005-03-29 | Texas Instruments Incorporated | PZT (111) texture through Ir texture improvement |
-
2003
- 2003-06-24 US US10/602,291 patent/US7253092B2/en not_active Expired - Lifetime
-
2007
- 2007-05-04 US US11/744,347 patent/US20070207609A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5476816A (en) * | 1994-03-28 | 1995-12-19 | Motorola, Inc. | Process for etching an insulating layer after a metal etching step |
US6313027B1 (en) * | 1995-08-07 | 2001-11-06 | Applied Materials, Inc. | Method for low thermal budget metal filling and planarization of contacts vias and trenches |
US20040229455A1 (en) * | 1997-03-14 | 2004-11-18 | Rhodes Howard E. | Advanced VLSI metallization |
US6012469A (en) * | 1997-09-17 | 2000-01-11 | Micron Technology, Inc. | Etch residue clean |
US6410417B1 (en) * | 1998-11-05 | 2002-06-25 | Promos Technologies, Inc. | Method of forming tungsten interconnect and vias without tungsten loss during wet stripping of photoresist polymer |
US6358329B1 (en) * | 1999-01-07 | 2002-03-19 | Mitsubishi Denki Kabushiki Kaisha | Resist residue removal apparatus and method |
US6177338B1 (en) * | 1999-02-08 | 2001-01-23 | Taiwan Semiconductor Manufacturing Company | Two step barrier process |
US6277742B1 (en) * | 1999-04-05 | 2001-08-21 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of protecting tungsten plug from corroding |
Also Published As
Publication number | Publication date |
---|---|
US20040266180A1 (en) | 2004-12-30 |
US7253092B2 (en) | 2007-08-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0918081B1 (en) | Etching composition and use | |
JP3787085B2 (en) | Composition for removing photoresist residue | |
JP4563340B2 (en) | Manufacturing method of semiconductor device | |
EP1602714B1 (en) | Post-dry etching cleaning liquid composition and process for fabricating semiconductor device | |
KR100356528B1 (en) | Process for production of semiconductor device | |
JP2004133384A (en) | Resist removing agent composition and method for manufacturing semiconductor device | |
US20070207609A1 (en) | Tungsten Plug Corrosion Prevention Method Using Water | |
JP2002353308A (en) | Semiconductor device and its manufacturing method | |
JP4252758B2 (en) | Composition for removing photoresist residue | |
US20060048801A1 (en) | Tungsten plug corrosion prevention method using gas sparged water | |
CN104900481B (en) | The method for cleaning pad | |
US20020036001A1 (en) | Cleaning equipment, cleaning method, semiconductor manufacturing device, and semiconductor device | |
TW561538B (en) | Method of preventing tungsten plugs from corrosion | |
JP2016139766A (en) | Method for manufacturing semiconductor device | |
US6720271B2 (en) | Process for removing polymers during the fabrication of semiconductor devices | |
US7507664B2 (en) | Tungsten plug corrosion prevention method using ionized air | |
US6153531A (en) | Method for preventing electrochemical erosion of interconnect structures | |
JP4086567B2 (en) | Manufacturing method of semiconductor device | |
US7276454B2 (en) | Application of impressed-current cathodic protection to prevent metal corrosion and oxidation | |
JP3298628B2 (en) | Method for manufacturing semiconductor device | |
KR100359298B1 (en) | Method for forming metallic wiring pattern in semiconductor apparatus | |
US6093658A (en) | Method for making reliable interconnect structures | |
US20040152305A1 (en) | Method for preventing corrosion of tungsten plug | |
CN114078746A (en) | Method for forming semiconductor structure | |
KR20020068621A (en) | Method for manufacturing interconnection of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |