US20070241448A1 - Electrically-isolated interconnects and seal rings in packages using a solder preform - Google Patents
Electrically-isolated interconnects and seal rings in packages using a solder preform Download PDFInfo
- Publication number
- US20070241448A1 US20070241448A1 US11/765,969 US76596907A US2007241448A1 US 20070241448 A1 US20070241448 A1 US 20070241448A1 US 76596907 A US76596907 A US 76596907A US 2007241448 A1 US2007241448 A1 US 2007241448A1
- Authority
- US
- United States
- Prior art keywords
- solder
- seal ring
- wetting layer
- lid
- bonding pads
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K3/00—Tools, devices, or special appurtenances for soldering, e.g. brazing, or unsoldering, not specially adapted for particular methods
- B23K3/06—Solder feeding devices; Solder melting pans
- B23K3/0607—Solder feeding devices
- B23K3/0623—Solder feeding devices for shaped solder piece feeding, e.g. preforms, bumps, balls, pellets, droplets
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B23—MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
- B23K—SOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
- B23K2101/00—Articles made by soldering, welding or cutting
- B23K2101/36—Electric or electronic devices
- B23K2101/38—Conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
Definitions
- Electronic devices such as micro electro mechanical systems (MEMS) may include a region that is covered by a lid.
- the lid should be sealed over the wafer or die, for example, over the active MEMS components.
- a solder preform may be placed on the wafer or die around the active MEMS components. The lid is then placed on the solder preform, and the stack is compressed and heated above the solder reflow temperature to solder the lid to the wafer or die.
- Electrical connections to the active MEMS components are made by leads positioned under the preform, with an insulating material separating the lead from the preform to prevent shorting.
- Such conventional processes for forming electrical connections and for attaching lids to devices such as MEMS may limit the ability to increase device integration and decrease device size.
- FIG. 1 ( a ) illustrates a top view of a MEMS active region on a wafer, including bonding pads and a seal ring wetting surface in accordance with certain embodiments;
- FIG. 1 ( b ) illustrates a cross-sectional side view along line A-A′ of FIG. 1 ( a ), in accordance with certain embodiments;
- FIG. 2 ( a ) illustrates a solder preform for use with the assembly shown in FIGS. 1 ( a ) and 1 ( b ), in accordance with certain embodiments;
- FIG. 2 ( b ) illustrates a cross-sectional side view along line B-B′ of FIG. 2 ( a ), in accordance with certain embodiments;
- FIG. 3 ( a ) illustrates the solder preform of FIGS. 2 ( a ) and 2 ( b ) positioned on the assembly shown in FIGS. 1 ( a ) and 1 ( b ), in accordance with certain embodiments;
- FIG. 3 ( b ) illustrates a cross-sectional side view along line C-C′ of FIG. 3 ( a ), in accordance with certain embodiments;
- FIG. 4 ( a ) illustrates the assembly of FIGS. 3 ( a ) and 3 ( b ) after a solder reflow, in accordance with certain embodiments
- FIG. 4 ( b ) illustrates a cross-sectional side view along line D-D′ of FIG. 4 ( a ), in accordance with certain embodiments;
- FIG. 5 ( a ) illustrates an assembly including a lid having conductive through-vias in accordance with certain embodiments
- FIG. 5 ( b ) illustrates a cross-sectional side view along line E-E′ of FIG. 5 ( a ), in accordance with certain embodiments;
- FIG. 6 illustrates a flow chart for a manufacturing method in accordance with certain embodiments.
- FIG. 7 illustrates one example of a computing environment in which aspects of certain embodiments may be embodied.
- Solder preforms may be used for the attachment of covers to electronic assemblies.
- One such use is for the attachment of lids to MEMS devices, where the solder preform is used as a seal ring to attach the lid.
- the conventional structure has problems due to the positioning of the leads for electrical contact to the active device region.
- Such leads are positioned under the seal ring solder preform, which necessitates the use of insulating materials to electrically isolate the leads from the solder preform.
- Certain embodiments relate to devices and methods for permitting greater device integration and decreased device size, using a single solder preform that is used for both forming a seal ring and for electrically contact to the active device region.
- FIGS. 1-5 illustrate various components of an assembly that includes a wafer with a MEMS active region thereon.
- MEMS device includes a device including one or more of a variety of MEMS structures, including, but not limited to, micro mechanical transducers, micro optical transducers, micro optical electro mechanical systems (MOEMS), micro ionizing radiation transducers, micro thermal transducers, micro magnetic transducers, micro electro magnetic transducers, micro chemical transducers, micro biological transducers, micro fluidic devices, and micro electro mechanical switches and filters.
- MEMS devices may also be known as micromachines in Japan and may be known as microsystems in Europe. Certain embodiments may also include other types of electronic device structures including those that utilize a cavity or open region having a cover positioned thereon.
- FIG. 1 ( a ) illustrates a top view of a wafer 10 having a MEMS active region 12 (bounded by dotted lines) thereon. Bonding pads 14 are electrically coupled to the MEMS active region 12 . As seen in FIG. 1 ( a ), the assembly includes six bonding pads 14 , although any number of bonding pads is possible.
- a seal ring wetting layer 16 is positioned on the wafer 10 .
- the seal ring wetting layer 16 may be formed from a material such as a metal (for example, gold) or alloy (for example, a nickel/gold alloy) that can bond to both the surface of the wafer 10 (which may in certain embodiments be silicon) and to a solder preform to be used as a seal ring.
- the wetting surface region and the bonding pads may be formed from the same material and formed during the same processing operation.
- the hatched lines at the periphery of FIG. 1 ( a ) are present to indicate that the structure may in certain embodiments be extended (and repeated) on or over other portions (not shown) of the wafer surface.
- FIG. 1 ( b ) illustrates a side cross-sectional view along the line A-A′ in FIG. 1 ( a ).
- the cross-sectional view shows the position of the bonding pads 14 and the seal ring wetting layer 16 on the surface of the wafer 10 .
- FIG. 2 ( a ) illustrates a top view of a solder preform 20 that may be used with the structure of FIG. 1 .
- the solder preform 20 is preferably a single piece of solder that contains metal (solder) in the relative positions of the seal ring wetting surface region 16 and bonding pads 14 of FIG. 1 .
- the solder preform 20 includes a seal ring portion 26 and a bonding pad interconnect portion 24 .
- the bonding pad interconnect portion 24 includes solder preferably having similar length and width dimensions as the bonding pads 14 .
- the seal ring portion 26 extends around the bonding pad interconnect portion 24 and preferably has similar length and width dimensions as the seal ring wetting layer 16 .
- the solder preform 20 also includes bridges 28 that act to couple the seal ring portion 26 to the bonding pad interconnect portion 24 .
- FIG. 2 ( b ) illustrates a side cross-sectional view of the solder preform 20 of FIG. 2 ( a ) along the line B-B′.
- the cross-sectional view shows the solder preform 20 with various regions separated by hatched lines.
- the various regions of the solder preform shown in FIG. 2 ( b ) include the seal ring portion 26 , the bonding pad interconnect portion 24 , and the bridge portion 28 that connects the seal ring portion 26 and the bonding pad interconnect portion 24 .
- the structure of the solder preform 20 acts to permit the same solder preform to be used for both forming a seal ring and for forming electrical interconnects to the bonding pads 14 . Due to the properties of the solder, during the reflow process, the solder bridges 28 will break and the solder will accumulate only in the wettable areas, which includes the seal ring wetting layer 16 and the bonding pad region 14 .
- the solder preform may be formed from a variety of solder materials, and may include a flux if necessary.
- certain embodiments may utilize a gold-tin solder.
- One such embodiment includes 80 wt % Au and 20 wt % Sn.
- FIG. 3 ( a ) illustrates the solder preform 20 from FIG. 2 placed on the assembly of FIG. 1 .
- the bonding pad interconnect portion 24 is positioned in alignment with the bonding pad region 14 and the seal ring portion 26 is positioned is alignment with the seal ring wetting layer 16 .
- Alignment need not necessarily be absolutely precise, because the solder will self-align to some extent during the reflow operation.
- FIG. 3 ( b ) illustrates a side cross-sectional view along the line C-C′ in FIG. 3 ( a ).
- the cross-sectional view shows the position of the bonding pad interconnect portion 24 on each of the bonding pads 14 and the seal ring portion 26 on the seal ring wetting layer 16 on the surface of the wafer 10 .
- the bridges 28 extend from the seal ring portion 26 to the bonding pad interconnect portion 24 , leaving a gap 30 under the bridges 28 between the seal ring wetting layer 16 and the bonding pads 14 .
- FIG. 4 ( a ) illustrates the assembly of FIGS. 3 ( a ) and 3 ( b ) after a first reflow operation, in which the solder is heated to a temperature just above its reflow temperature (for example, greater than about 280° C. for an 80Au-20Sn solder).
- the molten solder Due to the relatively high surface tension of the molten solder (for example, greater than 450 dynes/cm), and the tendency for solders to only stick to materials such as metals with clean surfaces, the molten solder will only wet the metallized surface (the bonding pads 14 and the seal ring wetting surface region 16 ), and the bridges 28 that were holding the solder preform 20 together will split, with the solder accumulating on the seal ring wetting layer 16 and on the bonding pads 14 , forming the seal ring 26 ′ and the bonding pad interconnects 14 ′ shown in FIG. 3 ( a ).
- the non-metallized surface (for example, on the wafer 10 surface in the gap 30 of FIG. 3 ( b )) will be free of solder.
- FIG. 4 ( b ) illustrates a side cross-sectional view along the line D-D′ in FIG. 4 ( a ).
- the seal ring 26 ′ and the bonding pad interconnects 24 ′ are in the form of solder bumps that are electrically isolated from one another (except for certain connections to the active MEMS area 12 , which may be electrically connected to each other).
- FIG. 5 ( a ) illustrates a top view of the assembly of FIGS. 4 ( a ) and 4 ( b ) including a cover or lid 40 positioned on the seal ring 26 ′ and bonding pad interconnects 24 ′.
- the cover 40 may in certain embodiments be formed from an electrically insulating material, and may include a plurality of conductive vias 42 (vias having conductive material therein) extending through the thickness of the cover 40 , with electrically conductive pads 48 on the surface of the cover 40 in electrical contact with the conductive vias 42 .
- a glass ceramic material may be used for the cover 40 .
- a polymer material may be used for the cover 40 .
- a variety of other materials may also be used.
- FIG. 5 ( b ) illustrates a side cross-sectional view along the line E-E′ in FIG. 5 ( a ).
- a wetting layer 46 is positioned between the cover 40 and the seal ring 26 ′ and between the cover 40 and the bonding pad interconnects 24 ′.
- the wetting layer 46 may in certain embodiments be formed the same material as the layers 16 and 14 discussed above.
- the electrically conductive pad may in certain embodiments also be formed from the same material as the wetting layer 46 and the layers 16 and 14 .
- the lid 40 is pressed against the seal ring 26 ′ and the bonding pad interconnects 24 ′ and then a second reflow operation is conducted to bond the lid 40 to the assembly. In this embodiment, electrical access to the active area of the MEMS device is made through the cover 40 .
- Certain embodiments including that shown in FIGS. 5 ( a ) and 5 ( b ) may provide one or more of the following advantages over conventional assemblies. For example, by making electrical connections through the lid instead of from the side of the assembly, the assembly can be narrower in width. In addition, the assembly shown in FIGS. 5 ( a ) and 5 ( b ) does not route the connections under the seal ring and, as a result, no insulating material is needed between the connections and the seal ring. As a result, the assembly can be made thinner in height. Thus, certain embodiments enable a higher interconnect density and smaller device footprint. In addition, the number of process operations may be decreased because no deposition of insulating material operation is needed. Moreover, the use of solder preforms instead of other solder deposition operations may lead to simplified fabrication, cost savings, tight composition control, and flexibility in the solder composition used.
- the cover may be coupled to the preform in a first reflow operation and then the cover and preform and may be coupled to the MEMS wafer in a second reflow operation.
- Certain embodiments may have a fully enclosed active MEMS area, whereas other embodiments may have one or more openings into the active MEMS area.
- Embodiments may also include one or more MEMS devices forming on a wafer and then coupled to another substrate, which then has a cover attached thereto using a method such as those described herein.
- FIG. 6 illustrates a flow chart of a method of manufacturing an assembly in accordance with certain embodiments.
- Box 100 is forming a MEMS active region on a wafer.
- Box 102 is depositing an electrically conductive layer to form bonding pads in electrical contact with the MEMS active region and to form a seal ring wetting layer on the surface of the wafer.
- Box 104 is providing a single piece solder preform including portions that are sized to cover at least part of the bonding pads and the seal ring wetting layer.
- the solder preform of Box 104 also includes bridging regions connecting the portion that is sized to cover the bonding pads with the portion that is sized to cover the seal ring wetting layer.
- Box 106 is positioning the single piece solder preform on the bonding pads and the seal ring wetting layer on the wafer.
- Box 108 is providing a lid adapted to cover the MEMS active region.
- Box 110 is forming a wetting layer on a portion of the lid.
- Box 112 is positioning the lid so that the wetting layer regions are positioned on the solder preform on the bonding pads and the seal ring wetting layer on the wafer.
- Box 114 is heating the solder preform to a temperature of at least the reflow temperature of the solder and coupling the lid to the wafer though the solder of the perform.
- a single reflow operation may be used with the preform to couple the lid to the assembly, with the preform positioned between the wafer and the lid.
- the method described in the flowchart of FIG. 6 may include a number of variations. For instance, certain embodiments may utilize two reflow operations, including a first prior to positioning the lid on the assembly, and a second after the lid is placed on the assembly. Certain embodiments may also utilize a lid having vias extending therethrough. The vias may be aligned with the solder on the bonding pads and have conducting material therein, to establish electrical connections from outside of the assembly to the MEMS active region.
- FIG. 7 illustrates one example of a computing environment in which aspects of described embodiments may be embodied.
- the computing environment includes a computer 201 including at least one central processing unit (CPU) 203 .
- the CPU 203 also referred to as a microprocessor, may be attached to an integrated circuit package 205 having a MEMS assembly therein, which is then coupled to a printed circuit board 207 , which in this embodiment, is a motherboard.
- the integrated circuit package 205 having a MEMS assembly is an example of an electronic assembly in accordance with the embodiments discussed above in connection with FIGS. 1-6 .
- the computer 201 further may further include memory 209 and one or more controllers 211 a , 211 b . . . 211 n , which are also disposed on the motherboard 207 .
- the motherboard 207 may be a single layer or multi-layered board which has a plurality of conductive lines that provide communication between the circuits in the package 205 and other components mounted to the board 207 .
- one or more of the CPU 203 , memory 209 and controllers 211 a , 211 b . . . 211 n may be disposed on other cards such as daughter cards or expansion cards.
- the CPU 203 , memory 209 and controllers 211 a , 211 b . . . 211 n may each be seated in individual sockets or may be connected directly to a printed circuit board.
- a display 215 may also be included.
- the computer 201 may comprise any suitable computing device, such as a mainframe, server, personal computer, workstation, laptop, handheld computer, telephony device, network appliance, virtualization device, storage controller, network controller, etc.
- the controllers 211 a , 211 b . . . 211 n may include a system controller, peripheral controller, memory controller, hub controller, I/O bus controller, video controller, network controller, storage controller, etc.
- a storage controller can control the reading of data from and the writing of data to the storage 213 in accordance with a storage protocol layer.
- the storage protocol of the layer may be any of a number of known storage protocols. Data being written to or read from the storage 213 may be cached in accordance with known caching techniques.
- a network controller can include one or more protocol layers to send and receive network packets to and from remote devices over a network 217 .
- the network 217 may comprise a Local Area Network (LAN), the Internet, a Wide Area Network (WAN), Storage Area Network (SAN), etc. Embodiments may be configured to transmit data over a wireless network or connection.
- the network controller and various protocol layers may employ the Ethernet protocol over unshielded twisted pair cable, token ring protocol, Fibre Channel protocol, etc., or any other suitable network communication protocol.
Landscapes
- Engineering & Computer Science (AREA)
- Mechanical Engineering (AREA)
- Micromachines (AREA)
Abstract
Embodiments include electronic assemblies and methods for forming electronic assemblies. One embodiment includes a method of forming a MEMS device assembly, including forming an active MEMS region on a substrate. A plurality of bonding pads electrically coupled to the active MEMS region are formed. A seal ring wetting layer is also formed on the substrate, the seal ring wetting layer surrounding the active MEMS region. A single piece solder preform is positioned on the bonding pads and on the seal ring wetting layer, the single piece solder preform including a seal ring region and a bonding pad region. The seal ring region is connected to the bonding pad region by a plurality of solder bridges. The method also includes heating the single piece solder preform to a temperature above the reflow temperature, so that the bridges split and the solder from the preform accumulates on the seal ring wetting layer and the bonding pads. A lid is coupled to the solder. In certain embodiments the lid may include vias having conductive material therein for providing electrical contact to the MEMS device. Other embodiments are described and claimed.
Description
- This application is a Divisional of U.S. Ser. No. 11/174,409, filed Jun. 30, 2005, which is hereby incorporated by reference in its entirety.
- Electronic devices such as micro electro mechanical systems (MEMS) may include a region that is covered by a lid. In certain applications, the lid should be sealed over the wafer or die, for example, over the active MEMS components. To facilitate the coupling of the lid, a solder preform may be placed on the wafer or die around the active MEMS components. The lid is then placed on the solder preform, and the stack is compressed and heated above the solder reflow temperature to solder the lid to the wafer or die. Electrical connections to the active MEMS components are made by leads positioned under the preform, with an insulating material separating the lead from the preform to prevent shorting. Such conventional processes for forming electrical connections and for attaching lids to devices such as MEMS may limit the ability to increase device integration and decrease device size.
- Embodiments are described by way of example, with reference to the accompanying drawings, which are not drawn to scale, wherein:
-
FIG. 1 (a) illustrates a top view of a MEMS active region on a wafer, including bonding pads and a seal ring wetting surface in accordance with certain embodiments; -
FIG. 1 (b) illustrates a cross-sectional side view along line A-A′ ofFIG. 1 (a), in accordance with certain embodiments; -
FIG. 2 (a) illustrates a solder preform for use with the assembly shown in FIGS. 1(a) and 1(b), in accordance with certain embodiments; -
FIG. 2 (b) illustrates a cross-sectional side view along line B-B′ ofFIG. 2 (a), in accordance with certain embodiments; -
FIG. 3 (a) illustrates the solder preform of FIGS. 2(a) and 2(b) positioned on the assembly shown in FIGS. 1(a) and 1(b), in accordance with certain embodiments; -
FIG. 3 (b) illustrates a cross-sectional side view along line C-C′ ofFIG. 3 (a), in accordance with certain embodiments; -
FIG. 4 (a) illustrates the assembly of FIGS. 3(a) and 3(b) after a solder reflow, in accordance with certain embodiments; -
FIG. 4 (b) illustrates a cross-sectional side view along line D-D′ ofFIG. 4 (a), in accordance with certain embodiments; -
FIG. 5 (a) illustrates an assembly including a lid having conductive through-vias in accordance with certain embodiments; -
FIG. 5 (b) illustrates a cross-sectional side view along line E-E′ ofFIG. 5 (a), in accordance with certain embodiments; -
FIG. 6 illustrates a flow chart for a manufacturing method in accordance with certain embodiments; and -
FIG. 7 illustrates one example of a computing environment in which aspects of certain embodiments may be embodied. - Solder preforms may be used for the attachment of covers to electronic assemblies. One such use is for the attachment of lids to MEMS devices, where the solder preform is used as a seal ring to attach the lid. However, as described above, as device integration increases and device size decreases, the conventional structure has problems due to the positioning of the leads for electrical contact to the active device region. Such leads are positioned under the seal ring solder preform, which necessitates the use of insulating materials to electrically isolate the leads from the solder preform. Certain embodiments relate to devices and methods for permitting greater device integration and decreased device size, using a single solder preform that is used for both forming a seal ring and for electrically contact to the active device region.
-
FIGS. 1-5 illustrate various components of an assembly that includes a wafer with a MEMS active region thereon. It should be appreciated that the term “MEMS device” as used herein includes a device including one or more of a variety of MEMS structures, including, but not limited to, micro mechanical transducers, micro optical transducers, micro optical electro mechanical systems (MOEMS), micro ionizing radiation transducers, micro thermal transducers, micro magnetic transducers, micro electro magnetic transducers, micro chemical transducers, micro biological transducers, micro fluidic devices, and micro electro mechanical switches and filters. Such MEMS devices may also be known as micromachines in Japan and may be known as microsystems in Europe. Certain embodiments may also include other types of electronic device structures including those that utilize a cavity or open region having a cover positioned thereon. -
FIG. 1 (a) illustrates a top view of awafer 10 having a MEMS active region 12 (bounded by dotted lines) thereon.Bonding pads 14 are electrically coupled to the MEMSactive region 12. As seen inFIG. 1 (a), the assembly includes sixbonding pads 14, although any number of bonding pads is possible. A sealring wetting layer 16 is positioned on thewafer 10. The sealring wetting layer 16 may be formed from a material such as a metal (for example, gold) or alloy (for example, a nickel/gold alloy) that can bond to both the surface of the wafer 10 (which may in certain embodiments be silicon) and to a solder preform to be used as a seal ring. In certain embodiments the wetting surface region and the bonding pads may be formed from the same material and formed during the same processing operation. - The hatched lines at the periphery of
FIG. 1 (a) are present to indicate that the structure may in certain embodiments be extended (and repeated) on or over other portions (not shown) of the wafer surface. -
FIG. 1 (b) illustrates a side cross-sectional view along the line A-A′ inFIG. 1 (a). The cross-sectional view shows the position of thebonding pads 14 and the sealring wetting layer 16 on the surface of thewafer 10. -
FIG. 2 (a) illustrates a top view of asolder preform 20 that may be used with the structure ofFIG. 1 . Thesolder preform 20 is preferably a single piece of solder that contains metal (solder) in the relative positions of the seal ringwetting surface region 16 andbonding pads 14 ofFIG. 1 . As seen inFIG. 2 (a), thesolder preform 20 includes aseal ring portion 26 and a bondingpad interconnect portion 24. The bondingpad interconnect portion 24 includes solder preferably having similar length and width dimensions as thebonding pads 14. Theseal ring portion 26 extends around the bondingpad interconnect portion 24 and preferably has similar length and width dimensions as the sealring wetting layer 16. The solder preform 20 also includesbridges 28 that act to couple theseal ring portion 26 to the bondingpad interconnect portion 24. -
FIG. 2 (b) illustrates a side cross-sectional view of the solder preform 20 ofFIG. 2 (a) along the line B-B′. The cross-sectional view shows the solder preform 20 with various regions separated by hatched lines. The various regions of the solder preform shown inFIG. 2 (b) include theseal ring portion 26, the bondingpad interconnect portion 24, and thebridge portion 28 that connects theseal ring portion 26 and the bondingpad interconnect portion 24. - The structure of the solder preform 20, including the
bridges 28, acts to permit the same solder preform to be used for both forming a seal ring and for forming electrical interconnects to thebonding pads 14. Due to the properties of the solder, during the reflow process, thesolder bridges 28 will break and the solder will accumulate only in the wettable areas, which includes the sealring wetting layer 16 and thebonding pad region 14. - The solder preform may be formed from a variety of solder materials, and may include a flux if necessary. For example, certain embodiments may utilize a gold-tin solder. One such embodiment includes 80 wt % Au and 20 wt % Sn.
-
FIG. 3 (a) illustrates the solder preform 20 fromFIG. 2 placed on the assembly ofFIG. 1 . The bondingpad interconnect portion 24 is positioned in alignment with thebonding pad region 14 and theseal ring portion 26 is positioned is alignment with the sealring wetting layer 16. Alignment need not necessarily be absolutely precise, because the solder will self-align to some extent during the reflow operation. -
FIG. 3 (b) illustrates a side cross-sectional view along the line C-C′ inFIG. 3 (a). The cross-sectional view shows the position of the bondingpad interconnect portion 24 on each of thebonding pads 14 and theseal ring portion 26 on the sealring wetting layer 16 on the surface of thewafer 10. Thebridges 28 extend from theseal ring portion 26 to the bondingpad interconnect portion 24, leaving agap 30 under thebridges 28 between the sealring wetting layer 16 and thebonding pads 14. -
FIG. 4 (a) illustrates the assembly of FIGS. 3(a) and 3(b) after a first reflow operation, in which the solder is heated to a temperature just above its reflow temperature (for example, greater than about 280° C. for an 80Au-20Sn solder). Due to the relatively high surface tension of the molten solder (for example, greater than 450 dynes/cm), and the tendency for solders to only stick to materials such as metals with clean surfaces, the molten solder will only wet the metallized surface (thebonding pads 14 and the seal ring wetting surface region 16), and thebridges 28 that were holding the solder preform 20 together will split, with the solder accumulating on the sealring wetting layer 16 and on thebonding pads 14, forming theseal ring 26′ and thebonding pad interconnects 14′ shown inFIG. 3 (a). The non-metallized surface (for example, on thewafer 10 surface in thegap 30 ofFIG. 3 (b)) will be free of solder. -
FIG. 4 (b) illustrates a side cross-sectional view along the line D-D′ inFIG. 4 (a). As seen inFIG. 4 (b), theseal ring 26′ and the bonding pad interconnects 24′ are in the form of solder bumps that are electrically isolated from one another (except for certain connections to theactive MEMS area 12, which may be electrically connected to each other). -
FIG. 5 (a) illustrates a top view of the assembly of FIGS. 4(a) and 4(b) including a cover orlid 40 positioned on theseal ring 26′ and bonding pad interconnects 24′. Thecover 40 may in certain embodiments be formed from an electrically insulating material, and may include a plurality of conductive vias 42 (vias having conductive material therein) extending through the thickness of thecover 40, with electricallyconductive pads 48 on the surface of thecover 40 in electrical contact with theconductive vias 42. For example, in certain embodiments requiring a hermetic seal, a glass ceramic material may be used for thecover 40. In certain embodiments that do not require a hermetic seal, a polymer material may be used for thecover 40. A variety of other materials may also be used. -
FIG. 5 (b) illustrates a side cross-sectional view along the line E-E′ inFIG. 5 (a). A wettinglayer 46 is positioned between thecover 40 and theseal ring 26′ and between thecover 40 and the bonding pad interconnects 24′. The wettinglayer 46 may in certain embodiments be formed the same material as thelayers layer 46 and thelayers FIG. 5 (b), thelid 40 is pressed against theseal ring 26′ and the bonding pad interconnects 24′ and then a second reflow operation is conducted to bond thelid 40 to the assembly. In this embodiment, electrical access to the active area of the MEMS device is made through thecover 40. - Certain embodiments including that shown in FIGS. 5(a) and 5(b) may provide one or more of the following advantages over conventional assemblies. For example, by making electrical connections through the lid instead of from the side of the assembly, the assembly can be narrower in width. In addition, the assembly shown in FIGS. 5(a) and 5(b) does not route the connections under the seal ring and, as a result, no insulating material is needed between the connections and the seal ring. As a result, the assembly can be made thinner in height. Thus, certain embodiments enable a higher interconnect density and smaller device footprint. In addition, the number of process operations may be decreased because no deposition of insulating material operation is needed. Moreover, the use of solder preforms instead of other solder deposition operations may lead to simplified fabrication, cost savings, tight composition control, and flexibility in the solder composition used.
- The embodiments described above and in connection with
FIGS. 1-5 may include a number of variations. For example, the cover may be coupled to the preform in a first reflow operation and then the cover and preform and may be coupled to the MEMS wafer in a second reflow operation. Certain embodiments may have a fully enclosed active MEMS area, whereas other embodiments may have one or more openings into the active MEMS area. Embodiments may also include one or more MEMS devices forming on a wafer and then coupled to another substrate, which then has a cover attached thereto using a method such as those described herein. -
FIG. 6 illustrates a flow chart of a method of manufacturing an assembly in accordance with certain embodiments.Box 100 is forming a MEMS active region on a wafer.Box 102 is depositing an electrically conductive layer to form bonding pads in electrical contact with the MEMS active region and to form a seal ring wetting layer on the surface of the wafer.Box 104 is providing a single piece solder preform including portions that are sized to cover at least part of the bonding pads and the seal ring wetting layer. The solder preform ofBox 104 also includes bridging regions connecting the portion that is sized to cover the bonding pads with the portion that is sized to cover the seal ring wetting layer.Box 106 is positioning the single piece solder preform on the bonding pads and the seal ring wetting layer on the wafer.Box 108 is providing a lid adapted to cover the MEMS active region.Box 110 is forming a wetting layer on a portion of the lid.Box 112 is positioning the lid so that the wetting layer regions are positioned on the solder preform on the bonding pads and the seal ring wetting layer on the wafer.Box 114 is heating the solder preform to a temperature of at least the reflow temperature of the solder and coupling the lid to the wafer though the solder of the perform. Thus, in certain embodiments, a single reflow operation may be used with the preform to couple the lid to the assembly, with the preform positioned between the wafer and the lid. - The method described in the flowchart of
FIG. 6 may include a number of variations. For instance, certain embodiments may utilize two reflow operations, including a first prior to positioning the lid on the assembly, and a second after the lid is placed on the assembly. Certain embodiments may also utilize a lid having vias extending therethrough. The vias may be aligned with the solder on the bonding pads and have conducting material therein, to establish electrical connections from outside of the assembly to the MEMS active region. -
FIG. 7 illustrates one example of a computing environment in which aspects of described embodiments may be embodied. The computing environment includes acomputer 201 including at least one central processing unit (CPU) 203. TheCPU 203, also referred to as a microprocessor, may be attached to anintegrated circuit package 205 having a MEMS assembly therein, which is then coupled to a printedcircuit board 207, which in this embodiment, is a motherboard. Theintegrated circuit package 205 having a MEMS assembly is an example of an electronic assembly in accordance with the embodiments discussed above in connection withFIGS. 1-6 . - The
computer 201 further may further includememory 209 and one ormore controllers motherboard 207. Themotherboard 207 may be a single layer or multi-layered board which has a plurality of conductive lines that provide communication between the circuits in thepackage 205 and other components mounted to theboard 207. Alternatively, one or more of theCPU 203,memory 209 andcontrollers CPU 203,memory 209 andcontrollers display 215 may also be included. - Any suitable operating system and various applications execute on the
CPU 203 and reside in thememory 209. The content residing inmemory 209 may be cached in accordance with known caching techniques. Programs and data inmemory 209 may be swapped intostorage 213 as part of memory management operations. Thecomputer 201 may comprise any suitable computing device, such as a mainframe, server, personal computer, workstation, laptop, handheld computer, telephony device, network appliance, virtualization device, storage controller, network controller, etc. - The
controllers storage 213 in accordance with a storage protocol layer. The storage protocol of the layer may be any of a number of known storage protocols. Data being written to or read from thestorage 213 may be cached in accordance with known caching techniques. A network controller can include one or more protocol layers to send and receive network packets to and from remote devices over anetwork 217. Thenetwork 217 may comprise a Local Area Network (LAN), the Internet, a Wide Area Network (WAN), Storage Area Network (SAN), etc. Embodiments may be configured to transmit data over a wireless network or connection. In certain embodiments, the network controller and various protocol layers may employ the Ethernet protocol over unshielded twisted pair cable, token ring protocol, Fibre Channel protocol, etc., or any other suitable network communication protocol. - While certain exemplary embodiments have been described above and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative and not restrictive, and that embodiments are not restricted to the specific constructions and arrangements shown and described since modifications may occur to those having ordinary skill in the art.
Claims (11)
1. An electronic assembly comprising:
an active MEMS region on a substrate;
a plurality of bonding pads electrically coupled to the active MEMS region;
a seal ring wetting layer on the substrate, the seal ring wetting layer surrounding the active MEMS region;
a solder seal ring on the seal ring wetting layer;
solder bonding pad interconnects on the bonding pads;
a lid coupled to the solder seal ring and to the solder bonding pad interconnects;
a plurality of vias extending through the lid and positioned in alignment with the solder bonding pad interconnects; and
an electrically conductive material in the vias that is electrically coupled to the solder bonding pad interconnects.
2. An electronic assembly as in claim 1 , wherein the bonding pads and the seal ring wetting layer are formed from the same material.
3. An electric assembly as in claim 1 , further comprising a wetting layer formed on a portion of the lid, the wetting layer on the lid being in contact with the seal ring and with the solder bonding pad interconnects.
4. The electronic assembly of claim 1 , wherein the substrate and the lid each comprise silicon.
5. The electronic assembly of claim 1 , wherein the solder material comprises gold and tin.
6. An electronic assembly comprising:
an electronic device on a substrate;
a plurality of bonding pads electrically coupled to the electronic device;
a seal ring wetting layer on the substrate, the seal ring wetting layer surrounding the electronic device;
a solder layer positioned on the seal ring wetting layer surrounding the electronic device;
a solder layer positioned on the bonding pads; and
a lid positioned to cover the electronic device;
wherein the seal ring wetting layer and the bonding pads are formed from the same material.
7. The electronic assembly of claim 6 , wherein the lid is coupled to the solder layer positioned on the seal ring wetting layer.
8. The electronic assembly of claim 6 , wherein the solder layer positioned on the seal ring wetting layer and the solder layer positioned on the bonding pads are formed from the same solder material, and wherein the lid is coupled to the solder layer positioned on the seal ring wetting layer and to the solder layer positioned on the bonding pads.
9. The electronic assembly of claim 6 , wherein the substrate and the lid each comprise silicon.
10. The electronic assembly of claim 8 , wherein the solder material comprises gold and tin.
11. The assembly of claim 6 , wherein the electronic device is a MEMS device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/765,969 US20070241448A1 (en) | 2005-06-30 | 2007-06-20 | Electrically-isolated interconnects and seal rings in packages using a solder preform |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/174,409 US7243833B2 (en) | 2005-06-30 | 2005-06-30 | Electrically-isolated interconnects and seal rings in packages using a solder preform |
US11/765,969 US20070241448A1 (en) | 2005-06-30 | 2007-06-20 | Electrically-isolated interconnects and seal rings in packages using a solder preform |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/174,409 Division US7243833B2 (en) | 2005-06-30 | 2005-06-30 | Electrically-isolated interconnects and seal rings in packages using a solder preform |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070241448A1 true US20070241448A1 (en) | 2007-10-18 |
Family
ID=37588275
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/174,409 Expired - Fee Related US7243833B2 (en) | 2005-06-30 | 2005-06-30 | Electrically-isolated interconnects and seal rings in packages using a solder preform |
US11/765,969 Abandoned US20070241448A1 (en) | 2005-06-30 | 2007-06-20 | Electrically-isolated interconnects and seal rings in packages using a solder preform |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/174,409 Expired - Fee Related US7243833B2 (en) | 2005-06-30 | 2005-06-30 | Electrically-isolated interconnects and seal rings in packages using a solder preform |
Country Status (1)
Country | Link |
---|---|
US (2) | US7243833B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070235501A1 (en) * | 2006-03-29 | 2007-10-11 | John Heck | Self-packaging MEMS device |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7402899B1 (en) * | 2006-02-03 | 2008-07-22 | Pacesetter, Inc. | Hermetically sealable silicon system and method of making same |
US7651938B2 (en) * | 2006-06-07 | 2010-01-26 | Advanced Micro Devices, Inc. | Void reduction in indium thermal interface material |
US7829195B2 (en) * | 2006-12-31 | 2010-11-09 | Intel Corporation | Fluorination pre-treatment of heat spreader attachment indium thermal interface material |
US20080156635A1 (en) * | 2006-12-31 | 2008-07-03 | Simon Bogdan M | System for processes including fluorination |
JP2009074979A (en) * | 2007-09-21 | 2009-04-09 | Toshiba Corp | Semiconductor device |
US8058106B2 (en) * | 2009-09-04 | 2011-11-15 | Magic Technologies, Inc. | MEMS device package with vacuum cavity by two-step solder reflow method |
WO2021003434A1 (en) * | 2019-07-03 | 2021-01-07 | Injectense, Inc. | Hermetic heterogeneous integration platform for active and passive electronic components |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6388203B1 (en) * | 1995-04-04 | 2002-05-14 | Unitive International Limited | Controlled-shaped solder reservoirs for increasing the volume of solder bumps, and structures formed thereby |
US6768207B2 (en) * | 2002-05-17 | 2004-07-27 | Advanced Semiconductor Engineering Inc. | Multichip wafer-level package and method for manufacturing the same |
US6872902B2 (en) * | 2000-11-29 | 2005-03-29 | Microassembly Technologies, Inc. | MEMS device with integral packaging |
US20070035001A1 (en) * | 2005-08-11 | 2007-02-15 | Jochen Kuhmann | Chip scale package for a micro component |
US7262498B2 (en) * | 2004-10-19 | 2007-08-28 | Hewlett-Packard Development Company, L.P. | Assembly with a ring and bonding pads formed of a same material on a substrate |
US7368808B2 (en) * | 2003-06-30 | 2008-05-06 | Intel Corporation | MEMS packaging using a non-silicon substrate for encapsulation and interconnection |
US20080283990A1 (en) * | 2005-03-18 | 2008-11-20 | Invensense Inc. | Method of fabrication of ai/ge bonding in a wafer packaging environment and a product produced therefrom |
US7491567B2 (en) * | 2005-11-22 | 2009-02-17 | Honeywell International Inc. | MEMS device packaging methods |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5242097A (en) * | 1992-06-26 | 1993-09-07 | Indium Corporation Of America | Integrated preforms |
US5820014A (en) * | 1993-11-16 | 1998-10-13 | Form Factor, Inc. | Solder preforms |
US5744752A (en) * | 1995-06-05 | 1998-04-28 | International Business Machines Corporation | Hermetic thin film metallized sealband for SCM and MCM-D modules |
US6479320B1 (en) * | 2000-02-02 | 2002-11-12 | Raytheon Company | Vacuum package fabrication of microelectromechanical system devices with integrated circuit components |
US6521477B1 (en) * | 2000-02-02 | 2003-02-18 | Raytheon Company | Vacuum package fabrication of integrated circuit components |
KR100442830B1 (en) * | 2001-12-04 | 2004-08-02 | 삼성전자주식회사 | Low temperature hermetic sealing method having a passivation layer |
US6962834B2 (en) * | 2002-03-22 | 2005-11-08 | Stark David H | Wafer-level hermetic micro-device packages |
US6852926B2 (en) | 2002-03-26 | 2005-02-08 | Intel Corporation | Packaging microelectromechanical structures |
US6673697B2 (en) | 2002-04-03 | 2004-01-06 | Intel Corporation | Packaging microelectromechanical structures |
US6821032B2 (en) | 2002-05-28 | 2004-11-23 | Intel Corporation | Methods of sealing electronic, optical and electro-optical packages and related package and substrate designs |
US6850133B2 (en) | 2002-08-14 | 2005-02-01 | Intel Corporation | Electrode configuration in a MEMS switch |
US6713314B2 (en) | 2002-08-14 | 2004-03-30 | Intel Corporation | Hermetically packaging a microelectromechanical switch and a film bulk acoustic resonator |
US6894383B2 (en) | 2003-03-31 | 2005-05-17 | Intel Corporation | Reduced substrate micro-electro-mechanical systems (MEMS) device and system for producing the same |
US20050173812A1 (en) * | 2004-02-06 | 2005-08-11 | Howard Morgenstern | Microsystem enclosure and method of hermetic sealing |
US7061099B2 (en) | 2004-09-30 | 2006-06-13 | Intel Corporation | Microelectronic package having chamber sealed by material including one or more intermetallic compounds |
-
2005
- 2005-06-30 US US11/174,409 patent/US7243833B2/en not_active Expired - Fee Related
-
2007
- 2007-06-20 US US11/765,969 patent/US20070241448A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6388203B1 (en) * | 1995-04-04 | 2002-05-14 | Unitive International Limited | Controlled-shaped solder reservoirs for increasing the volume of solder bumps, and structures formed thereby |
US6872902B2 (en) * | 2000-11-29 | 2005-03-29 | Microassembly Technologies, Inc. | MEMS device with integral packaging |
US6768207B2 (en) * | 2002-05-17 | 2004-07-27 | Advanced Semiconductor Engineering Inc. | Multichip wafer-level package and method for manufacturing the same |
US7368808B2 (en) * | 2003-06-30 | 2008-05-06 | Intel Corporation | MEMS packaging using a non-silicon substrate for encapsulation and interconnection |
US7262498B2 (en) * | 2004-10-19 | 2007-08-28 | Hewlett-Packard Development Company, L.P. | Assembly with a ring and bonding pads formed of a same material on a substrate |
US20080283990A1 (en) * | 2005-03-18 | 2008-11-20 | Invensense Inc. | Method of fabrication of ai/ge bonding in a wafer packaging environment and a product produced therefrom |
US20070035001A1 (en) * | 2005-08-11 | 2007-02-15 | Jochen Kuhmann | Chip scale package for a micro component |
US7491567B2 (en) * | 2005-11-22 | 2009-02-17 | Honeywell International Inc. | MEMS device packaging methods |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070235501A1 (en) * | 2006-03-29 | 2007-10-11 | John Heck | Self-packaging MEMS device |
Also Published As
Publication number | Publication date |
---|---|
US7243833B2 (en) | 2007-07-17 |
US20070000976A1 (en) | 2007-01-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7243833B2 (en) | Electrically-isolated interconnects and seal rings in packages using a solder preform | |
JP3967133B2 (en) | Manufacturing method of semiconductor device and electronic device | |
TWI284394B (en) | Lid used in package structure and the package structure of having the same | |
US8890304B2 (en) | Fan-out microelectronic unit WLP having interconnects comprising a matrix of a high melting point, a low melting point and a polymer material | |
JP5568205B2 (en) | Interposer, interposer package, and device assembly using them | |
US7534715B2 (en) | Methods including fluxless chip attach processes | |
US9496210B1 (en) | Stackable package and method | |
CN101877349B (en) | Semiconductor module and portable device | |
KR970067801A (en) | Semiconductor device and manufacturing method thereof | |
US20080157345A1 (en) | Curved heat spreader design for electronic assemblies | |
KR20000076871A (en) | A semiconductor device | |
JP2001298115A (en) | Semiconductor device, manufacturing method for the same, circuit board as well as electronic equipment | |
US5841198A (en) | Ball grid array package employing solid core solder balls | |
JP4771658B2 (en) | Semiconductor device with compliant electrical terminal, apparatus including semiconductor device, and manufacturing method thereof | |
US11094561B2 (en) | Semiconductor package structure | |
TW201839937A (en) | Embedded substrate package structure employing flip-chip method for electrical connection with substrate in simple processing | |
JPH10214919A (en) | Manufacture of multi-chip module | |
US6291893B1 (en) | Power semiconductor device for “flip-chip” connections | |
JPH10112472A (en) | Semiconductor device and its manufacture | |
KR20050118833A (en) | Package for image sensor | |
JPH0196952A (en) | Hermetically sealed chip carrier | |
JP3619624B2 (en) | Circuit board and surface mounting electronic component mounting method | |
JP4084508B2 (en) | Circuit board | |
JP2001210737A (en) | Semiconductor chip package and method of manufacturing the same | |
US20030161123A1 (en) | Bonding structure for bonding substrates by metal studs |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |