US20070243672A1 - Semiconductor device and method for fabricating the same - Google Patents
Semiconductor device and method for fabricating the same Download PDFInfo
- Publication number
- US20070243672A1 US20070243672A1 US11/808,164 US80816407A US2007243672A1 US 20070243672 A1 US20070243672 A1 US 20070243672A1 US 80816407 A US80816407 A US 80816407A US 2007243672 A1 US2007243672 A1 US 2007243672A1
- Authority
- US
- United States
- Prior art keywords
- semiconductor layer
- semiconductor
- semiconductor device
- layer
- present
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 439
- 238000000034 method Methods 0.000 title claims description 53
- 238000009413 insulation Methods 0.000 claims abstract description 62
- 239000000758 substrate Substances 0.000 claims description 36
- 229910052751 metal Inorganic materials 0.000 claims description 26
- 239000002184 metal Substances 0.000 claims description 26
- 229910021332 silicide Inorganic materials 0.000 claims description 26
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 25
- 239000000203 mixture Substances 0.000 claims description 21
- 230000001590 oxidative effect Effects 0.000 claims description 6
- 229910006990 Si1-xGex Inorganic materials 0.000 claims description 5
- 229910007020 Si1−xGex Inorganic materials 0.000 claims description 5
- 239000000969 carrier Substances 0.000 abstract description 27
- 230000000694 effects Effects 0.000 abstract description 15
- 230000004048 modification Effects 0.000 description 89
- 238000012986 modification Methods 0.000 description 89
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 68
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 20
- 229910052681 coesite Inorganic materials 0.000 description 10
- 229910052906 cristobalite Inorganic materials 0.000 description 10
- 239000000377 silicon dioxide Substances 0.000 description 10
- 229910052682 stishovite Inorganic materials 0.000 description 10
- 229910052905 tridymite Inorganic materials 0.000 description 10
- 229910006939 Si0.5Ge0.5 Inorganic materials 0.000 description 9
- 239000002019 doping agent Substances 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 229910021417 amorphous silicon Inorganic materials 0.000 description 6
- 238000005229 chemical vapour deposition Methods 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 239000013078 crystal Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 230000006835 compression Effects 0.000 description 3
- 238000007906 compression Methods 0.000 description 3
- QUZPNFFHZPRKJD-UHFFFAOYSA-N germane Chemical compound [GeH4] QUZPNFFHZPRKJD-UHFFFAOYSA-N 0.000 description 3
- 229910052986 germanium hydride Inorganic materials 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 238000000206 photolithography Methods 0.000 description 3
- 238000005036 potential barrier Methods 0.000 description 3
- 239000002994 raw material Substances 0.000 description 3
- 239000012212 insulator Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 239000007790 solid phase Substances 0.000 description 2
- 238000001039 wet etching Methods 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 206010010144 Completed suicide Diseases 0.000 description 1
- 229910007264 Si2H6 Inorganic materials 0.000 description 1
- 229910003818 SiH2Cl2 Inorganic materials 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000000994 depressogenic effect Effects 0.000 description 1
- PZPGRFITIJYNEJ-UHFFFAOYSA-N disilane Chemical compound [SiH3][SiH3] PZPGRFITIJYNEJ-UHFFFAOYSA-N 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000005224 laser annealing Methods 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 229910052763 palladium Inorganic materials 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
- H01L29/1054—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/45—Ohmic electrodes
- H01L29/456—Ohmic electrodes on silicon
- H01L29/458—Ohmic electrodes on silicon for thin film silicon, e.g. source or drain electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
- H01L29/66628—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation recessing the gate by forming single crystalline semiconductor material at the source or drain location
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78603—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the insulating substrate or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
- H01L29/78612—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device for preventing the kink- or the snapback effect, e.g. discharging the minority carriers of the channel region for preventing bipolar effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78684—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
- H01L29/78687—Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys with a multilayer structure or superlattice structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
Definitions
- the present invention relates to a semiconductor device and a method for fabricating the semiconductor device, more specifically a semiconductor device which can increase the carrier mobility while suppressing the short channel effect, and a method for fabricating the semiconductor device.
- SOI Silicon On Insulator
- FIG. 27 is a sectional view of the proposed semiconductor device.
- a semiconductor layer of Si is formed on a substrate 110 of Si with an insulation film 112 formed therebetween.
- the substrate 110 is a base substrate for the SOI substrate 108 .
- the insulation layer 112 is a buried oxide film of the SOI substrate 108 .
- the semiconductor layer 114 is an Si layer formed on the buried oxide film of the SOI substrate 108 .
- a gate electrode 122 is formed on the semiconductor layer 114 with the gate insulation film 120 formed therebetween.
- a source/drain diffused layer 124 is formed in the semiconductor layer 114 on both sides of the gate electrode 122 .
- the SOI substrate because of the insulation film 112 formed between the lower surface of the source/drain diffused layer 124 and the silicon substrate 110 , a parasitic capacitance between the source/drain diffused layer 124 and the silicon substrate 110 can be small.
- the SOI substrate permits the source/drain diffused layer to be formed by shallow junction.
- the semiconductor device is increasingly micronized.
- the semiconductor layer 114 is increasingly thinned so as to prevent the short channel effect.
- the carrier surface scattering and the phonon scattering are increased in the interface between the semiconductor layer 114 and the buried diffused layer 112 , which lower a carrier mobility (Reference: The division of the Japan Society of Applied Physics, Silicon Technology, No. 35, 22th Jan. 2002, pp. 88-93).
- the decrease of the carrier mobility has been a barrier to higher speed of the semiconductor device.
- An object of the present invention is to provide a semiconductor device which can increase the carrier mobility while suppressing the short channel effect, and a method for fabricating the semiconductor device.
- a semiconductor device comprising: a semiconductor layer formed on an insulation layer; a gate electrode formed on the semiconductor layer with a gate insulation film formed therebetween; a source/drain region formed in the semiconductor layer on both sides of the gate electrode; and a semiconductor region buried in the insulation layer in a region below the gate electrode.
- a method for fabricating a semiconductor device comprising the steps of: forming a mask on a first semiconductor layer formed on a substrate; oxidizing the first semiconductor layer on both sides of the mask to thereby form the first semiconductor layer outside the mask into an insulation film; forming a second semiconductor layer on the first semiconductor layer and the insulation layer; forming a gate insulation film on the second semiconductor layer on the second semiconductor layer; forming a gate electrode on the gate insulation film; and forming a source/drain region in the second semiconductor layer on both sides of the gate electrode.
- the present invention can prevent the surface scattering of carriers and the phonon scattering while suppressing the short channel effect.
- the present invention can provide a semiconductor device having high mobility and high speed.
- FIG. 1 is a sectional view of the semiconductor device according to a first embodiment of the present invention.
- FIG. 2 is a view of an energy band structure of the semiconductor device according to the first embodiment of the present invention.
- FIGS. 3A to 3 D are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 1 ).
- FIGS. 4A to 4 C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 2 ).
- FIGS. 5A to 5 C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 3 ).
- FIG. 6 is a sectional view of the semiconductor device according to Modification 1 of the first embodiment of the present invention.
- FIGS. 7A to 7 D are sectional views of the semiconductor device according to Modification 1 of the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method.
- FIG. 8 is a sectional view of the semiconductor device according to Modification 2 of the first embodiment of the present invention.
- FIG. 9 is sectional views of the semiconductor device according to Modification 2 of the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method.
- FIG. 10 is a sectional view of the semiconductor device according to Modification 3 of the first embodiment of the present invention.
- FIG. 11 is a view of an energy band structure of the semiconductor device of Modification 3 of the first embodiment of the present invention.
- FIG. 12 is a sectional view of the semiconductor device according to Modification 4 of the first embodiment of the present invention.
- FIG. 13 is a sectional view of the semiconductor device according to Modification 5 of the first embodiment of the present invention.
- FIG. 14 is a view of an energy band structure of the semiconductor device of Modification 5 of the first embodiment of the present invention.
- FIG. 15 is a sectional view of the semiconductor device according to a second embodiment of the present invention.
- FIG. 16 is a view of an energy band structure of the semiconductor device according to the second embodiment of the present invention.
- FIG. 17 is a sectional view of a modification of the semiconductor device according to the second embodiment of the present invention.
- FIG. 18 is a view of an energy band structure of the semiconductor device according to the modification of the second embodiment of the present invention (Part 1 ).
- FIG. 19 is a view of an energy band structure of the semiconductor device according to the modification of the second embodiment of the present invention (Part 2 ).
- FIG. 20 is a sectional view of the semiconductor device according to a third embodiment of the present invention.
- FIG. 21 is a view of an energy band structure of the semiconductor device according to the third embodiment of the present invention.
- FIGS. 22A to 22 C are sectional views of the semiconductor device according to the third embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 1 ).
- FIGS. 23A to 23 C are sectional views of the semiconductor device according to the third embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 2 ).
- FIG. 24 is a sectional view of the semiconductor device according to Modification 1 of the third embodiment of the present invention.
- FIG. 25 is a view of an energy band structure of the semiconductor device according to Modification 1 of the third embodiment of the present invention.
- FIG. 26 is a sectional view of the semiconductor device according to Modification 2 of the third embodiment of the present invention.
- FIG. 27 is a sectional view of the proposed semiconductor device.
- FIG. 1 is a sectional view of the semiconductor device according to the present embodiment.
- an insulation film 12 of, e.g., 100 nm-thickness SiO 2 is formed on a substrate 10 of silicon.
- the semiconductor region 14 is single crystallized.
- An insulation film 16 of SiO 2 is formed on both sides of the semiconductor region 14 .
- the insulation layer 16 is formed by oxidizing a semiconductor layer.
- an SOI substrate 8 is used.
- the substrate 10 is the base substrate of the SOI substrate 8 .
- the insulation layer 12 is a buried oxide film (BOX, Buried OXide) of the SOI substrate 8 .
- the semiconductor region 14 is a part of an Si layer formed on the buried oxide film of the SOI substrate 8 .
- a 10 nm-thickness semiconductor layer 18 of intrinsic Si is formed on the semiconductor region 14 and the insulation layer 16 .
- the semiconductor layer 18 is epitaxially grown on the semiconductor region 14 .
- a gate electrode 22 of polysilicon is formed on the semiconductor layer 18 with a gate insulation film 20 of, e.g., below 2 nm-thickness SiO 2 therebetween.
- a sidewall insulation film 23 of, e.g., SiO 2 is formed on the side wall of the gate electrode 22 .
- a source/drain region 24 of Pt silicide is formed on the semiconductor layer 18 on both sides of the gate electrode 22 .
- the source/drain region 24 is formed of Pt silicide but is not essentially formed of Pt silicide.
- the source/drain region 24 may be formed of, e.g., Er silicide, Ti silicide, W silicide, Co silicide, Ni silicide, Gd silicide, Pd silicide or others, or silicides of other metals.
- a metal silicide film 26 of Pt silicide is formed on the gate electrode 22 .
- Source/drain electrodes 28 are formed respectively on the source/drain region 24 .
- the semiconductor device according to the present embodiment is constituted.
- the semiconductor device according to the present embodiment is characterized mainly in that the semiconductor region 14 is formed below the semiconductor layer 18 , and the insulation layer 16 is formed below the source/drain region 24 , i.e., on both sides of the semiconductor region 14 .
- the semiconductor layer 114 is simply thinned for the prevention of the short channel effect, which causes surface scattering of the carriers and phonon scattering in the interface between the semiconductor layer 114 and the buried oxide film 112 . Accordingly, the proposed semiconductor device have low mobility and has failed to increase speed.
- FIG. 2 is a view of the energy band structure of the semiconductor device according to the present embodiment.
- a peak of the potential barrier to the carriers is near the border between the semiconductor region 14 and the semiconductor layer 18 . Accordingly, in the present embodiment, the carriers can be confined in the semiconductor layer 18 . According to the present embodiment, the carriers can be confined in a region spaced from the surface of the buried oxide film 12 , whereby the surface scattering of the carriers and phonon scattering in the surface of the buried oxide film 12 can be prevented.
- the insulation film 16 is formed below the source/drain region 24 , i.e., on both sides of the semiconductor region 14 , where by radial extension of electric fields from the source/drain region 24 can be prevented.
- the short channel effect can be prevented.
- the surface scattering of the carriers and phonon scattering can be prevented while suppressing the short channel effect. Resultantly the semiconductor device can have high mobility and high speed.
- the semiconductor device according to the present embodiment is called a channel barrier (CB) MOSFET for confining the carriers in the semiconductor layer 18 by the potential barrier.
- CB channel barrier
- FIGS. 3A to 5 C are sectional views of the semiconductor device according to the present embodiment in the steps of the method for fabricating the semiconductor device, which show the method.
- the SOI substrate 8 is prepared.
- the SOI substrate 8 comprising, for example, the buried oxide film 12 of SiO 2 buried in the silicon substrate 10 , and the Si layer 14 of, e.g., a 20 nm-thickness formed on the buried oxide film 12 is used.
- an SiN film is formed on the entire surface by, e.g., sputtering. Then, the SiN film is patterned by photolithography. Thus, as shown in FIG. 3B , a hard mask 30 of SiN is formed.
- the hard mask 30 is removed by wet etching.
- the semiconductor region 14 has p type conduction.
- an amorphous silicon film 17 of, e.g., a 10 nm-thickness is formed on the entire surface by, e.g., CVD (Chemical Vapor Deposition).
- a raw material gas is, e.g., SiH 4 .
- a film forming temperature is, e.g., about 450° C.
- the amorphous silicon film 17 is single crystallized by solid phase epitaxial (SPE) growth or excimer laser annealing (ELA) or others.
- Thermal processing conditions are, e.g., 550° C. and for 12 hours.
- the single crystal grows from the center of the semiconductor region 14 to both sides by, e.g., about 0.2-0.3 ⁇ m.
- the gate length is, e.g., about 0.1 ⁇ m, and such growth of the single crystal is sufficient.
- the single crystallized semiconductor layer 18 is formed.
- a polysilicon film of, e.g., a 180 nm-thickness is formed on the entire surface by CVD. Then, the polysilicon film is patterned by photolithography. Thus, the gate electrode 22 of polysilicon is formed.
- an SiO 2 film of, e.g., a 150 nm-thickness is formed on the entire surface by, e.g., CVD.
- the SiO 2 film is anisotropically etched to thereby form the sidewall insulation film 23 of SiO 2 on the side wall of the gate electrode 22 (see FIG. 4C ).
- a metal film 36 of Pt is formed on the entire surface.
- the semiconductor layer 18 on both sides of the gate electrode 20 is silicided by thermal processing.
- the source/drain region 24 of Pt silicide is formed.
- the unreacted metal film 36 is etched.
- the source/drain region 24 of Pt silicide is formed on the semiconductor layer 18 on both sides of the gate electrode 22 (see FIG. 5B ).
- the metal silicide film 26 of Pt silicide is formed on the gate electrode 22 . Since the source/drain region 24 is formed of a metal suicide, an ion implanting step for forming the source/drain diffused layer is unnecessary. Thus, the fabrication steps can be simplified, which contributes lower costs.
- the source/drain electrode 28 is formed on the source/drain region 24 .
- the semiconductor device according tot he present embodiment is fabricated.
- FIG. 6 is a sectional view of the semiconductor device according to the present Modification.
- the semiconductor device according to the present embodiment is characterized mainly in that a source/drain region 24 a of a metal is buried in a semiconductor layer 18 on both sides of a gate electrode 22 .
- the source/drain region 24 a of, e.g., Pt is buried in the semiconductor layer 18 on both sides of the gate electrode 22 .
- the source/drain region 24 a is formed of Pt but is not essentially formed of Pt.
- the source/drain region 24 a may be formed of, e.g., Er, Ti, W, Co, Ni, Gd, Pd or other metals.
- the semiconductor device according to the present modification is constituted.
- FIGS. 7A to 7 D are sectional views of the semiconductor device according to the present modification in the steps of the method for fabricating the semiconductor device, which show the method.
- the steps up to the step of forming the sidewall insulation film 23 including the sidewall insulation film step are the same as those of the method for fabricating the semiconductor device shown in FIGS. 3A to 4 C, and their explanation will not be repeated.
- a resist film 38 is formed on the entire surface.
- openings 40 are formed in the resist film 38 down to the conductor layer 18 by photolithography (see FIG. 7A ).
- the semiconductor layer 18 is etched.
- the metal film 42 of, e.g., Pt is formed on the entire surface.
- the metal film 42 except that in the source/drain region 24 a is etched to thereby the source/drain region 24 a of the metal buried in the semiconductor layer 18 on both sides of the gate electrode 22 .
- the resist film 238 is removed.
- the semiconductor device according to the present modification is fabricated.
- FIG. 8 is a sectional view of the semiconductor device according to the present modification.
- the semiconductor device according to the present modification is characterized mainly in that a dopant is implanted in the semiconductor layer 18 on both sides of the gate electrode 22 by ion implantation to form the source/drain diffused layer 24 b.
- the source/drain diffused layer 24 b is formed on the semiconductor device 18 on both sides of the gate electrode 22 .
- Metal silicide films 26 , 28 a are formed respectively on the gate electrode 22 and the source/drain diffused layer 24 b.
- the semiconductor device according to the present modification is constituted.
- FIG. 9 is sectional views of the semiconductor device according to the modification in the steps of fabricating the semiconductor device, which show the method.
- the steps up to the step of forming the sidewall insulation film 23 including the sidewall insulation film forming step are the same as those of the method for fabricating the semiconductor device shown in FIG. 3A to 4 C, and their explanation will not be repeated.
- a dopant is implanted in the semiconductor layer 18 by, e.g., ion implantation by self alignment with the gate electrode 22 with the sidewall insulation film 23 formed on.
- the source/drain diffused layer 24 b is also formed on both sides of the gate electrode 22 .
- a metal silicide film 28 is formed on the gate electrode 22 and the source/drain diffused layer 24 b over the entire surface by SALICIDE (Self-Aligned Silicide) process.
- a metal film of, Ti, Co or Ni is deposited on the entire surface by, e.g., vapor deposition.
- a metal silicide film is formed on the expose gate electrode 22 and the source/drain diffused layer 24 b by self-alignment at low temperature by RTA (Rapid Thermal Anneal).
- RTA Rapid Thermal Anneal
- the unreacted metal film is etched by wet etching, RIE (Reactive Ion Etching) or ion milling.
- thermal processing is performed by RTA to improve the film quality of the metal silicide film.
- the metal silicide film 26 , 28 a are formed respectively on the gate electrode 22 and the source/drain region 24 b by SALICIDE process (see FIG. 9 ).
- the semiconductor device according to the present modification is fabricated.
- FIG. 10 is a sectional view of the semiconductor device according to the present modification.
- the semiconductor device according to the present modification is characterized mainly in that a semiconductor region 14 a of intrinsic Si is formed below a semiconductor layer 18 of intrinsic Si.
- the semiconductor region 14 of p type Si is formed below the semiconductor layer 18 of intrinsic Si, whereby the energy band structure shown in FIG. 2 can be obtained, and the carriers are confined in the semiconductor layer 18 .
- FIG. 11 is a view of an energy band structure of the semiconductor device according to the present modification. That is, in the present modification, the carriers cannot be confined only in the semiconductor layer 18 , as are in the semiconductor device shown in FIG. 1 .
- the semiconductor region 14 a of intrinsic Si is formed below the semiconductor layer 18 of intrinsic Si, whereby a total film thickness of the semiconductor layers below the gate electrode 22 is larger than that of the semiconductor layer 18 alone forming the channel layer. That is, in the present modification, the surface scattering of the carriers and the phonon scattering can be depressed almost as much as in a semiconductor device having the channel layer formed of a thick semiconductor layer.
- the short channel effect tends to occur in a semiconductor device having the channel layer formed of a thick semiconductor layer.
- the insulation layer 16 formed on both sides of the semiconductor region 14 a i.e., below the source/drain region 24 , the short channel effect can be suppressed.
- the semiconductor device according to the present modification can have high mobility and high speed while suppressing the short channel effect.
- FIG. 12 is a sectional view of the semiconductor device according to the present modification.
- the semiconductor device according to the present embodiment is characterized mainly in that a semiconductor region 14 b of p type SiGe is formed below a semiconductor layer 18 a of intrinsic SiGe.
- the semiconductor region 14 b of p type SiGe is formed below the semiconductor layer 18 a of intrinsic SiGe.
- a composition of the semiconductor region is, e.g., Si 0.5 Ge 0.5 .
- a composition of the semiconductor region 14 b is, e.g., Si 0.5 Ge 0.5 .
- the substrate 10 a is the base substrate of an SiGeOI (SiGe On Insulator) substrate 8 a.
- An insulation layer 12 is a buried oxide film of the SiGeOI substrate 8 a.
- the semiconductor region 14 b is a SiGe layer formed on the buried oxide film of the SiGeOI substrate 8 a.
- the SiGeOI substrate is a substrate comprising a semiconductor layer of SiGe formed on a buried oxide film formed on a base substrate.
- the semiconductor region 14 b of p type SiGe is formed below the semiconductor layer 18 a of intrinsic SiGe, whereby the carriers can be confined in the semiconductor layer 18 a, as can be in the semiconductor device shown in FIG. 1 . That is, in the present modification, the carriers can be confined in the region spaced from the surface of the buried oxide film 12 .
- the semiconductor device according to the present modification can prevent the surface scattering of carriers and phonon scattering while suppressing the short channel effect, and resultantly, can have high mobility and high speed.
- FIG. 13 is a sectional view of the semiconductor device according to the present modification.
- the semiconductor device according to the present modification is characterized mainly in that a semiconductor region 14 c of intrinsic SiGe is formed below a semiconductor layer 18 a of intrinsic SiGe.
- the semiconductor region 14 b of p type SiGe is formed below the semiconductor layer 18 a of intrinsic SiGe, whereby the carriers are confined in the semiconductor layer 18 a.
- FIG. 14 is a view of the energy band structure of the semiconductor device according to the present modification.
- the carriers cannot be confined by the semiconductor layer 18 a alone.
- the semiconductor device according to the present modification can prevent the surface scattering of the carriers and the phonon scattering as much as in a semiconductor device having the channel layer of a thick semiconductor layer.
- the short channel effect tends to occur in a semiconductor device having the channel layer formed of a thick semiconductor layer.
- the insulation layer 16 formed on both sides of the semiconductor region 14 b i.e., below the source/drain region 24 , the short channel effect can be suppressed.
- the semiconductor device according to the present modification can have high mobility and high speed while suppressing the short channel effect.
- FIG. 15 is a sectional view of the semiconductor device according to the present embodiment.
- the same members of the present embodiment as those of the semiconductor device according to the first embodiment and the method for fabricating the semiconductor device shown in FIGS. 1 to 14 are represented by the same reference numbers not to repeat or to simplify their explanation.
- the semiconductor device according to the present modification is characterized mainly in that a semiconductor region 14 a of Si is formed below the semiconductor layer 18 a of SiGe.
- the semiconductor layer 18 a of 20 nm-thickness SiGe is formed on the semiconductor region 14 a of 10 nm-thickness Si.
- a composition of the semiconductor layer 18 a is, e.g., Si 0.5 Ge 0.5 .
- the semiconductor layer 18 a of SiGe is grown on the semiconductor region 14 a of Si, the semiconductor layer 18 a of SiGe is strained. Specifically, because the lattice constant of SiGe is larger than that of Si, compression strains are applied to the semiconductor layer 18 a of SiGe. When strains are applied to the semiconductor layer 18 a of SiGe, a mobility of the electrons and holes is improved.
- the semiconductor device according to the present embodiment can realize further mobility increase.
- FIG. 16 is a view of the energy band structure of the semiconductor device according to the present embodiment.
- a type I quantum well is formed by the semiconductor layer 18 a of SiGe.
- the semiconductor layer 18 a of SiGe functions as a quantum well for either of the electrons and holes.
- the semiconductor layer 18 a of SiGe functions as a quantum well for either of the electrons and holes, either of a p-channel MOSFET and an n-channel MOSFET can be formed.
- the semiconductor device according to the present embodiment because of the semiconductor layer 18 a of SiGe formed on the semiconductor region 14 a of Si, strains are applied to the semiconductor layer 18 a of SiGe.
- the semiconductor device according to the present embodiment can have higher mobility.
- the semiconductor layer 18 a of SiGe functions as a quantum well for either of the electrons and the holes.
- the semiconductor device according to the present embodiment can include either of p-channel MOSFETs and n-channel MOSFETs.
- FIG. 17 is a sectional view of the semiconductor device according to the present modification.
- the semiconductor device according to the present modification is characterized mainly in that a semiconductor region 14 c of SiGe is formed below a semiconductor layer 18 of Si.
- a channel layer 18 of 20 nm-thickness intrinsic Si is formed on the semiconductor region 14 c of 10 nm-thickness intrinsic SiGe.
- a composition of the semiconductor region 14 c is, e.g., Si 0.5 Ge 0.5 .
- Si has the lattice constant, which is different from that of SiGe, and when the semiconductor layer 18 of Si grown on the semiconductor region 14 c of SiGe, strains are applied to the semiconductor layer 18 of Si. Specifically, because of the lattice constant of Si, which is smaller than that of SiGe, tensile stresses are applied to the semiconductor layer 18 of Si. When such strains are applied to the semiconductor layer 18 of Si, a mobility of the electrons and the holes in the semiconductor layer 18 of Si is increased.
- FIG. 18 is a view of the energy band structure of the semiconductor device according to the present modification (Part 1 ).
- FIG. 19 is a view of an energy band structure of the semiconductor device according to the present modification (Part 2 ).
- FIG. 18 shows the energy band structure given when no voltage is applied to the gate electrode.
- FIG. 19 shows the energy band structure given when a voltage is applied to the gate electrode.
- a type II quantum well is formed by the semiconductor layer 18 of Si.
- the energy step is generated between the semiconductor region 14 c of SiGe and the semiconductor layer 18 of Si. The energy step functions as a potential barrier to the carriers.
- the semiconductor layer 18 of Si functions as a quantum well for the electrons.
- the semiconductor region 14 c of SiGe functions as a quantum well for the holes.
- the semiconductor device according to the present modification because of the semiconductor layer 18 of Si formed on the semiconductor region 14 c of SiGe, strains are applied to the semiconductor layer 18 of Si.
- the semiconductor device according to the present modification can realize further mobility increase.
- FIG. 20 is a sectional view of the semiconductor device according to the present embodiment.
- the same members of the present embodiment as those of the semiconductor device according to the first embodiment and the method for fabricating the semiconductor device shown in FIGS. 1 to 19 are represented by the same reference numbers not to repeat or to simplify their explanation.
- the semiconductor device according to the present embodiment is characterized mainly in that a semiconductor region 14 a of Si is formed below a semiconductor layer 18 a of SiGe, and a semiconductor layer 32 of Si is further formed on the semiconductor layer 18 a of SiGe.
- the semiconductor layer 18 a of 10 nm-thickness intrinsic SiGe is formed on the semiconductor region 14 a of 10 nm-thickness intrinsic SiGe.
- a composition of the semiconductor region 14 a is, e.g., Si 0.5 Ge 0.5 .
- the semiconductor layer 32 of intrinsic SiGe is formed on the semiconductor layer 18 a of Si.
- a composition of the semiconductor layer 32 is, e.g., Si 0.5 Ge 0.5 .
- the semiconductor region 14 a of Si is formed below the semiconductor layer 18 a of SiGe, and the semiconductor layer 32 of Si is formed on the semiconductor layer 18 a of SiGe, whereby the energy band structure is as shown in FIG. 21 .
- FIG. 21 is a view of the energy band structure of the semiconductor device according to the present embodiment.
- a type I quantum well is formed by the semiconductor layer 18 a of SiGe, and the carriers are confined in the semiconductor layer 18 a of SiGe.
- a p-channel is formed in the semiconductor 18 a of SiGe.
- an n-channel is formed in the semiconductor layer 32 of Si.
- the semiconductor device according to the present embodiment can form a p-channel in the semiconductor layer 18 a, and an n-channel in the semiconductor layer 32 and is called a heterochannel CBMOSFET (Channel Barrier MOSFET).
- CBMOSFET Channel Barrier MOSFET
- the semiconductor layer 32 of Si is formed between the semiconductor layer 18 a of SiGe and a gate insulation film 20 , whereby the carriers can be confined in a region paced from the interface with the gate insulation film 20 .
- the carriers can be confined in a region spaced from the buried oxide film 12 but cannot confine the carriers in the region spaced form the interface with the gate insulation film 20 . Accordingly, in the semiconductor device according to the first and the second embodiments, the scattering of the carriers in the interface with the gate insulation film 20 cannot be prevented.
- the semiconductor layer 32 of Si is formed between the semiconductor layer 18 a of SiGe and the gate insulation film 20 , whereby the carriers can be confined in the region spaced from the interface with the gate insulation film 20 .
- the scattering of the carriers in the interface with the gate insulation film 20 can be prevented.
- the semiconductor device according to the present embodiment can have higher mobility and higher speed.
- FIGS. 22A to 23 C are sectional views of the semiconductor device according to the present embodiment in the steps of the method for fabricating the semiconductor device, which explain the method.
- the steps up to the step of removing a hard mask 30 including the hard mask removing step are the same as those of the method for fabricating the semiconductor device described above with reference to FIGS. 3A to 3 D, and their explanation is not repeated.
- a Ge (germanium)-content amorphous silicon film 17 a of, e.g., 10 nm-thickness is formed on the entire surface by, e.g., CVD.
- a raw material gas is used, e.g., a mixed gas of GeH 4 and Si 2 H 6 , a mixed gas of GeH 4 and SiH 4 or a mixed gas of GeH 4 and SiH 2 Cl 2 .
- a film forming temperature is, e.g., about 300° C.
- an amorphous silicon film 17 b of, e.g., a 10 nm-thickness is formed on the entire surface by, e.g., CVD.
- a raw material gas is, e.g., SiH 4 .
- a film forming temperature is, e.g., about 400° C.
- the Ge-content amorphous silicon film 17 a and the amorphous silicon film 17 b are single crystallized by, e.g., solid phase epitaxial (SPE) growth.
- Thermal processing conditions are, e.g., 550° C. and 12 hours.
- the single crystal grows by, e.g., 0.2-0.3 ⁇ m to both sides from the middle of the semiconductor region 14 . Since a gate length is, e.g., about 0.1 ⁇ m, such single crystal growth is sufficient.
- the semiconductor layers 18 a, 32 are single crystallized.
- FIGS. 22C to 23 C are the same as those of the semiconductor fabrication method described above with reference to FIGS. 4C to 5 C, and their explanation will not be repeated.
- the semiconductor device according to the present embodiment is fabricated.
- FIG. 24 is a sectional view of the semiconductor device according to the present modification.
- the semiconductor device according to the present modification is characterized mainly in that a semiconductor region 14 c of SiGe is formed below a semiconductor layer 18 of Si, and a semiconductor layer 34 of SiGe is formed on the semiconductor layer 18 of Si.
- the semiconductor layer 18 of intrinsic Si is formed on the semiconductor region 14 c of intrinsic SiGe.
- a composition of the SiGe forming the semiconductor region 14 c is, e.g., Si 0.5 Ge 0.5 .
- the semiconductor region 14 c of SiGe is an SiGe layer formed on a buried oxide film of an SiGeOI substrate 8 a.
- the semiconductor layer 34 of SiGe is formed on the semiconductor layer 18 of Si.
- a composition of the semiconductor layer 34 is, e.g., Si 0.5 Ge 0.5 .
- FIG. 25 is a view of the energy band structure of the semiconductor device according to the present modification.
- a type II quantum well is formed by the semiconductor layer 18 of Si.
- the semiconductor layer 18 of Si functions as a quantum well for the electrons.
- the semiconductor layer 34 of SiGe functions as a quantum well for the holes.
- the carriers can be confined in the regin spaced form the interface with the gate insulation film 20 .
- the semiconductor region 14 c of SiGe is formed below the semiconductor layer 18 of Si, and the semiconductor layer 34 of SiGe is formed on the semiconductor layer 18 of Si.
- FIG. 26 is a sectional view of the semiconductor device according to the present modification.
- the semiconductor device according to the present modification is characterized mainly in that a semiconductor layer 18 b of SiGe is formed on a semiconductor region 14 c of SiGe with a Ge concentration of the semiconductor layer 18 b higher than that of the semiconductor region 14 c, and a semiconductor layer 32 of Si is formed on the semiconductor layer 18 b.
- the semiconductor layer 18 b of intrinsic SiGe is formed on the semiconductor region 14 c of intrinsic SiGe.
- a composition of the semiconductor region 14 c is, e.g., Si 0.5 Ge 0.5 .
- a composition of the semiconductor layer 18 b is, e.g., Si 0.3 Ge 0.7 . That is, in the present modification, a Ge composition ratio of the semiconductor layer 18 b is larger than that of the semiconductor region 14 c.
- the lattice constant of the semiconductor layer 18 b is larger than that of the semiconductor region 14 c, whereby compression strains can be generated in the semiconductor layer 18 b.
- the semiconductor device because of compression strains generated in the semiconductor layer 18 b, the semiconductor device can realize further higher mobility.
- the present invention is not limited to the above-described embodiments and can cover other various modification.
- n-channel MOSFETs have been exemplified, but the present invention is applicable to the fabrication of p-channel MOSFETs.
- the semiconductor layer 18 is formed of intrinsic Si, but an n type dopant or a p type dopant may be suitably implanted in the semiconductor layer 18 . That is, unless the carrier mobility is extremely decreased, an n type dopant and a p type dopant may be implanted in the semiconductor layer 18 .
- a Ge composition ratio X of the semiconductor layer of Si 1-x Ge x is, e.g., 0.5, but the composition ratio is not limited to 0.5.
- a Ge composition ratio X can be suitably set in a range of 0 ⁇ X ⁇ 1. Accordingly, semiconductor layers of Ge may be suitably formed.
- Conduction types of the respective layers are not limited to those of the above-described embodiments and can be suitably set.
- the source/drain region 24 is formed of a metal silicide but may be formed of a metal. It is possible to implant dopant ions in the semiconductor layer on both sides of the gate electrode to thereby form the source/drain diffused layer.
Abstract
The semiconductor device comprises a semiconductor layer 18 formed on an insulation layer 16, a gate electrode 22 formed on the semiconductor layer with a gate insulation film 20 formed therebetween, a source/drain region 24 formed on the semiconductor layer on both sides of the gate electrode, and a semiconductor region 14 buried in the insulation layer 16 in a region below the gate electrode. The surface scattering of the carriers and phonon scattering can be prevented while suppressing the short channel effect. Resultantly the semiconductor device can have high mobility and high speed.
Description
- This application is a division of U.S. application Ser. No. 11/004,836, filed on Dec. 7, 2004 which is a divisional of Ser. No. 10/382,855, filed on Mar. 7, 2003 which is based upon and claims priority of Japanese Patent Application No. 2002-63370, filed on Mar. 8, 2002, the contents being incorporated herein by reference.
- The present invention relates to a semiconductor device and a method for fabricating the semiconductor device, more specifically a semiconductor device which can increase the carrier mobility while suppressing the short channel effect, and a method for fabricating the semiconductor device.
- Recently, to realize high speed and micronization of MOSFETs it is noted to use SOI (Silicon On Insulator) substrates.
- A proposed semiconductor device using an SOI substrate will be explained with reference to
FIG. 27 .FIG. 27 is a sectional view of the proposed semiconductor device. - As shown in
FIG. 27 , a semiconductor layer of Si is formed on asubstrate 110 of Si with aninsulation film 112 formed therebetween. Thesubstrate 110 is a base substrate for theSOI substrate 108. Theinsulation layer 112 is a buried oxide film of theSOI substrate 108. Thesemiconductor layer 114 is an Si layer formed on the buried oxide film of theSOI substrate 108. Agate electrode 122 is formed on thesemiconductor layer 114 with thegate insulation film 120 formed therebetween. A source/drain diffusedlayer 124 is formed in thesemiconductor layer 114 on both sides of thegate electrode 122. - In the proposed semiconductor device using the SOI substrate, because of the
insulation film 112 formed between the lower surface of the source/drain diffusedlayer 124 and thesilicon substrate 110, a parasitic capacitance between the source/drain diffusedlayer 124 and thesilicon substrate 110 can be small. The SOI substrate permits the source/drain diffused layer to be formed by shallow junction. - Then, recently, the semiconductor device is increasingly micronized. As the semiconductor devices are more micronized, the
semiconductor layer 114 is increasingly thinned so as to prevent the short channel effect. - However, as the
semiconductor layer 114 is increasingly thinned, the carrier surface scattering and the phonon scattering are increased in the interface between thesemiconductor layer 114 and the buried diffusedlayer 112, which lower a carrier mobility (Reference: The division of the Japan Society of Applied Physics, Silicon Technology, No. 35, 22th Jan. 2002, pp. 88-93). The decrease of the carrier mobility has been a barrier to higher speed of the semiconductor device. - An object of the present invention is to provide a semiconductor device which can increase the carrier mobility while suppressing the short channel effect, and a method for fabricating the semiconductor device.
- According to one aspect of the present invention, there is provided a semiconductor device comprising: a semiconductor layer formed on an insulation layer; a gate electrode formed on the semiconductor layer with a gate insulation film formed therebetween; a source/drain region formed in the semiconductor layer on both sides of the gate electrode; and a semiconductor region buried in the insulation layer in a region below the gate electrode.
- According to another aspect of the present invention, there is provided a method for fabricating a semiconductor device comprising the steps of: forming a mask on a first semiconductor layer formed on a substrate; oxidizing the first semiconductor layer on both sides of the mask to thereby form the first semiconductor layer outside the mask into an insulation film; forming a second semiconductor layer on the first semiconductor layer and the insulation layer; forming a gate insulation film on the second semiconductor layer on the second semiconductor layer; forming a gate electrode on the gate insulation film; and forming a source/drain region in the second semiconductor layer on both sides of the gate electrode.
- The present invention can prevent the surface scattering of carriers and the phonon scattering while suppressing the short channel effect. Thus, the present invention can provide a semiconductor device having high mobility and high speed.
-
FIG. 1 is a sectional view of the semiconductor device according to a first embodiment of the present invention. -
FIG. 2 is a view of an energy band structure of the semiconductor device according to the first embodiment of the present invention. -
FIGS. 3A to 3D are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 1). -
FIGS. 4A to 4C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 2). -
FIGS. 5A to 5C are sectional views of the semiconductor device according to the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 3). -
FIG. 6 is a sectional view of the semiconductor device according to Modification 1 of the first embodiment of the present invention. -
FIGS. 7A to 7D are sectional views of the semiconductor device according to Modification 1 of the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method. -
FIG. 8 is a sectional view of the semiconductor device according to Modification 2 of the first embodiment of the present invention. -
FIG. 9 is sectional views of the semiconductor device according to Modification 2 of the first embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method. -
FIG. 10 is a sectional view of the semiconductor device according to Modification 3 of the first embodiment of the present invention. -
FIG. 11 is a view of an energy band structure of the semiconductor device of Modification 3 of the first embodiment of the present invention. -
FIG. 12 is a sectional view of the semiconductor device according to Modification 4 of the first embodiment of the present invention. -
FIG. 13 is a sectional view of the semiconductor device according to Modification 5 of the first embodiment of the present invention. -
FIG. 14 is a view of an energy band structure of the semiconductor device of Modification 5 of the first embodiment of the present invention. -
FIG. 15 is a sectional view of the semiconductor device according to a second embodiment of the present invention. -
FIG. 16 is a view of an energy band structure of the semiconductor device according to the second embodiment of the present invention. -
FIG. 17 is a sectional view of a modification of the semiconductor device according to the second embodiment of the present invention. -
FIG. 18 is a view of an energy band structure of the semiconductor device according to the modification of the second embodiment of the present invention (Part 1). -
FIG. 19 is a view of an energy band structure of the semiconductor device according to the modification of the second embodiment of the present invention (Part 2). -
FIG. 20 is a sectional view of the semiconductor device according to a third embodiment of the present invention. -
FIG. 21 is a view of an energy band structure of the semiconductor device according to the third embodiment of the present invention. -
FIGS. 22A to 22C are sectional views of the semiconductor device according to the third embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 1). -
FIGS. 23A to 23C are sectional views of the semiconductor device according to the third embodiment of the present invention in the steps of the method for fabricating the semiconductor device, which show the method (Part 2). -
FIG. 24 is a sectional view of the semiconductor device according to Modification 1 of the third embodiment of the present invention. -
FIG. 25 is a view of an energy band structure of the semiconductor device according to Modification 1 of the third embodiment of the present invention. -
FIG. 26 is a sectional view of the semiconductor device according to Modification 2 of the third embodiment of the present invention. -
FIG. 27 is a sectional view of the proposed semiconductor device. - The semiconductor device according to a first embodiment of the present invention and a method for fabricating the semiconductor device will be explained with reference to FIGS. 1 to 5C.
FIG. 1 is a sectional view of the semiconductor device according to the present embodiment. - (The Semiconductor Device)
- First, the semiconductor device according to the present embodiment will be explained with reference to
FIG. 1 . - As shown in
FIG. 1 , aninsulation film 12 of, e.g., 100 nm-thickness SiO2 is formed on asubstrate 10 of silicon. - On the
insulation film 12, asemiconductor region 14 of, e.g., a 20 nm-thickness p type Si. Thesemiconductor region 14 is single crystallized. - An
insulation film 16 of SiO2 is formed on both sides of thesemiconductor region 14. Theinsulation layer 16 is formed by oxidizing a semiconductor layer. - In the present embodiment, an
SOI substrate 8 is used. Thesubstrate 10 is the base substrate of theSOI substrate 8. Theinsulation layer 12 is a buried oxide film (BOX, Buried OXide) of theSOI substrate 8. Thesemiconductor region 14 is a part of an Si layer formed on the buried oxide film of theSOI substrate 8. - A 10 nm-
thickness semiconductor layer 18 of intrinsic Si is formed on thesemiconductor region 14 and theinsulation layer 16. Thesemiconductor layer 18 is epitaxially grown on thesemiconductor region 14. - A
gate electrode 22 of polysilicon is formed on thesemiconductor layer 18 with agate insulation film 20 of, e.g., below 2 nm-thickness SiO2 therebetween. - A
sidewall insulation film 23 of, e.g., SiO2 is formed on the side wall of thegate electrode 22. - A source/
drain region 24 of Pt silicide is formed on thesemiconductor layer 18 on both sides of thegate electrode 22. - In the present embodiment, the source/
drain region 24 is formed of Pt silicide but is not essentially formed of Pt silicide. The source/drain region 24 may be formed of, e.g., Er silicide, Ti silicide, W silicide, Co silicide, Ni silicide, Gd silicide, Pd silicide or others, or silicides of other metals. - A
metal silicide film 26 of Pt silicide is formed on thegate electrode 22. - Source/
drain electrodes 28 are formed respectively on the source/drain region 24. - Thus, the semiconductor device according to the present embodiment is constituted.
- The semiconductor device according to the present embodiment is characterized mainly in that the
semiconductor region 14 is formed below thesemiconductor layer 18, and theinsulation layer 16 is formed below the source/drain region 24, i.e., on both sides of thesemiconductor region 14. - In the proposed semiconductor device shown in
FIGS. 22A to 22C, thesemiconductor layer 114 is simply thinned for the prevention of the short channel effect, which causes surface scattering of the carriers and phonon scattering in the interface between thesemiconductor layer 114 and the buriedoxide film 112. Accordingly, the proposed semiconductor device have low mobility and has failed to increase speed. - In contrast to this, according to the present embodiment, because of the
semiconductor region 14 formed below thesemiconductor layer 18, the energy band structure shown inFIG. 2 can be obtained.FIG. 2 is a view of the energy band structure of the semiconductor device according to the present embodiment. - As shown in
FIG. 2 , a peak of the potential barrier to the carriers is near the border between thesemiconductor region 14 and thesemiconductor layer 18. Accordingly, in the present embodiment, the carriers can be confined in thesemiconductor layer 18. According to the present embodiment, the carriers can be confined in a region spaced from the surface of the buriedoxide film 12, whereby the surface scattering of the carriers and phonon scattering in the surface of the buriedoxide film 12 can be prevented. - Furthermore, according to the present embodiment, the
insulation film 16 is formed below the source/drain region 24, i.e., on both sides of thesemiconductor region 14, where by radial extension of electric fields from the source/drain region 24 can be prevented. Thus, according to the present embodiment, the short channel effect can be prevented. - As described above, according to the present embodiment, the surface scattering of the carriers and phonon scattering can be prevented while suppressing the short channel effect. Resultantly the semiconductor device can have high mobility and high speed.
- The semiconductor device according to the present embodiment is called a channel barrier (CB) MOSFET for confining the carriers in the
semiconductor layer 18 by the potential barrier. - (The Method for Fabricating the Semiconductor Device)
- Then, the method for fabricating the semiconductor device according to the present embodiment will be explained with reference to
FIGS. 3A to 5C.FIGS. 3A to 5C are sectional views of the semiconductor device according to the present embodiment in the steps of the method for fabricating the semiconductor device, which show the method. - First, as shown in
FIG. 3A , theSOI substrate 8 is prepared. To be specific, theSOI substrate 8 comprising, for example, the buriedoxide film 12 of SiO2 buried in thesilicon substrate 10, and theSi layer 14 of, e.g., a 20 nm-thickness formed on the buriedoxide film 12 is used. - Then, an SiN film is formed on the entire surface by, e.g., sputtering. Then, the SiN film is patterned by photolithography. Thus, as shown in
FIG. 3B , ahard mask 30 of SiN is formed. - Then, as shown in
FIG. 3C , with thehard mask 30 as a mask, that of thesemiconductor layer 14, which is exposed outside thehard mask 30 is oxidized by, e.g., thermal oxidation. Thus, the part of thesemiconductor layer 14 exposed outside thehard mask 30 becomes theinsulation layer 16 of SiO2. Thus, thesemiconductor region 14 is buried in theinsulation layer 16. - Next, as shown in
FIG. 3D , thehard mask 30 is removed by wet etching. - Then, boron, a p type dopant is implanted in the
semiconductor region 14 by ion implantation. Thus, thesemiconductor region 14 has p type conduction. - Next, as shown in
FIG. 4A , anamorphous silicon film 17 of, e.g., a 10 nm-thickness is formed on the entire surface by, e.g., CVD (Chemical Vapor Deposition). A raw material gas is, e.g., SiH4. A film forming temperature is, e.g., about 450° C. - Then, as shown in
FIG. 4B , theamorphous silicon film 17 is single crystallized by solid phase epitaxial (SPE) growth or excimer laser annealing (ELA) or others. Thermal processing conditions are, e.g., 550° C. and for 12 hours. Thus, the single crystal grows from the center of thesemiconductor region 14 to both sides by, e.g., about 0.2-0.3 μm. The gate length is, e.g., about 0.1 μm, and such growth of the single crystal is sufficient. Thus, the single crystallizedsemiconductor layer 18 is formed. - Then, the
gate insulation film 20 of an SiO2 film of, e.g., 2 nm-thickness on the entire surface by thermal oxidation. - Next, a polysilicon film of, e.g., a 180 nm-thickness is formed on the entire surface by CVD. Then, the polysilicon film is patterned by photolithography. Thus, the
gate electrode 22 of polysilicon is formed. - Next, an SiO2 film of, e.g., a 150 nm-thickness is formed on the entire surface by, e.g., CVD. Next, the SiO2 film is anisotropically etched to thereby form the
sidewall insulation film 23 of SiO2 on the side wall of the gate electrode 22 (seeFIG. 4C ). - Then, as shown in
FIG. 5A , ametal film 36 of Pt is formed on the entire surface. - Then, the
semiconductor layer 18 on both sides of thegate electrode 20 is silicided by thermal processing. Thus, the source/drain region 24 of Pt silicide is formed. Then, theunreacted metal film 36 is etched. Thus, the source/drain region 24 of Pt silicide is formed on thesemiconductor layer 18 on both sides of the gate electrode 22 (seeFIG. 5B ). Themetal silicide film 26 of Pt silicide is formed on thegate electrode 22. Since the source/drain region 24 is formed of a metal suicide, an ion implanting step for forming the source/drain diffused layer is unnecessary. Thus, the fabrication steps can be simplified, which contributes lower costs. - Then, as shown in
FIG. 5C , the source/drain electrode 28 is formed on the source/drain region 24. - Thus, the semiconductor device according tot he present embodiment is fabricated.
- (Modification 1)
- Modification 1 of the semiconductor device according to the present embodiment will be explained with reference to
FIG. 6 .FIG. 6 is a sectional view of the semiconductor device according to the present Modification. - The semiconductor device according to the present embodiment is characterized mainly in that a source/
drain region 24 a of a metal is buried in asemiconductor layer 18 on both sides of agate electrode 22. - As shown in
FIG. 6 , the source/drain region 24 a of, e.g., Pt is buried in thesemiconductor layer 18 on both sides of thegate electrode 22. - In the present modification, the source/
drain region 24 a is formed of Pt but is not essentially formed of Pt. The source/drain region 24 a may be formed of, e.g., Er, Ti, W, Co, Ni, Gd, Pd or other metals. - Thus, the semiconductor device according to the present modification is constituted.
- Next, the method for fabricating the semiconductor device according to the present modification will be explained with reference to
FIGS. 7A to 7D.FIGS. 7A to 7D are sectional views of the semiconductor device according to the present modification in the steps of the method for fabricating the semiconductor device, which show the method. - First, the steps up to the step of forming the
sidewall insulation film 23 including the sidewall insulation film step are the same as those of the method for fabricating the semiconductor device shown inFIGS. 3A to 4C, and their explanation will not be repeated. - Next, a resist
film 38 is formed on the entire surface. Next,openings 40 are formed in the resistfilm 38 down to theconductor layer 18 by photolithography (seeFIG. 7A ). - Then, as shown in
FIG. 7B , with the resistfilm 38 as a mask, thesemiconductor layer 18 is etched. - Next, as shown in
FIG. 7C , themetal film 42 of, e.g., Pt is formed on the entire surface. - Then, as shown in
FIG. 7D , themetal film 42 except that in the source/drain region 24 a is etched to thereby the source/drain region 24 a of the metal buried in thesemiconductor layer 18 on both sides of thegate electrode 22. Then, the resist film 238 is removed. - Thus, the semiconductor device according to the present modification is fabricated.
- (Modification 2)
- Next, Modification 2 of the semiconductor device according to the present embodiment will be explained with reference to
FIG. 8 .FIG. 8 is a sectional view of the semiconductor device according to the present modification. - The semiconductor device according to the present modification is characterized mainly in that a dopant is implanted in the
semiconductor layer 18 on both sides of thegate electrode 22 by ion implantation to form the source/drain diffusedlayer 24 b. - As shown in
FIG. 8 , in the semiconductor device according to the present embodiment, the source/drain diffusedlayer 24 b is formed on thesemiconductor device 18 on both sides of thegate electrode 22. -
Metal silicide films gate electrode 22 and the source/drain diffusedlayer 24 b. - Thus, the semiconductor device according to the present modification is constituted.
- Then, the method for fabricating the semiconductor device according to the present modification will be explained with reference to
FIG. 9 .FIG. 9 is sectional views of the semiconductor device according to the modification in the steps of fabricating the semiconductor device, which show the method. - First, the steps up to the step of forming the
sidewall insulation film 23 including the sidewall insulation film forming step are the same as those of the method for fabricating the semiconductor device shown inFIG. 3A to 4C, and their explanation will not be repeated. - Then, a dopant is implanted in the
semiconductor layer 18 by, e.g., ion implantation by self alignment with thegate electrode 22 with thesidewall insulation film 23 formed on. The source/drain diffusedlayer 24 b is also formed on both sides of thegate electrode 22. - Then, a
metal silicide film 28 is formed on thegate electrode 22 and the source/drain diffusedlayer 24 b over the entire surface by SALICIDE (Self-Aligned Silicide) process. - That is, first, a metal film of, Ti, Co or Ni is deposited on the entire surface by, e.g., vapor deposition. Then, a metal silicide film is formed on the
expose gate electrode 22 and the source/drain diffusedlayer 24 b by self-alignment at low temperature by RTA (Rapid Thermal Anneal). Then, the unreacted metal film is etched by wet etching, RIE (Reactive Ion Etching) or ion milling. Then, thermal processing is performed by RTA to improve the film quality of the metal silicide film. Thus, themetal silicide film gate electrode 22 and the source/drain region 24 b by SALICIDE process (seeFIG. 9 ). - Thus, the semiconductor device according to the present modification is fabricated.
- (Modification 3)
- Next, Modification 3 of the semiconductor device according to the present embodiment will be explained with reference to
FIG. 10 .FIG. 10 is a sectional view of the semiconductor device according to the present modification. - The semiconductor device according to the present modification is characterized mainly in that a
semiconductor region 14 a of intrinsic Si is formed below asemiconductor layer 18 of intrinsic Si. - In the semiconductor device shown in
FIG. 1 , thesemiconductor region 14 of p type Si is formed below thesemiconductor layer 18 of intrinsic Si, whereby the energy band structure shown inFIG. 2 can be obtained, and the carriers are confined in thesemiconductor layer 18. - In the present modification, the
semiconductor region 14 a of intrinsic Si is formed below thesemiconductor layer 18 of intrinsic Si, whereby the energy band structure shown inFIG. 11 can be obtained.FIG. 11 is a view of an energy band structure of the semiconductor device according to the present modification. That is, in the present modification, the carriers cannot be confined only in thesemiconductor layer 18, as are in the semiconductor device shown inFIG. 1 . - However, in the present modification, the
semiconductor region 14 a of intrinsic Si is formed below thesemiconductor layer 18 of intrinsic Si, whereby a total film thickness of the semiconductor layers below thegate electrode 22 is larger than that of thesemiconductor layer 18 alone forming the channel layer. That is, in the present modification, the surface scattering of the carriers and the phonon scattering can be depressed almost as much as in a semiconductor device having the channel layer formed of a thick semiconductor layer. - Furthermore, generally the short channel effect tends to occur in a semiconductor device having the channel layer formed of a thick semiconductor layer. However, in the present modification, because of the
insulation layer 16 formed on both sides of thesemiconductor region 14 a, i.e., below the source/drain region 24, the short channel effect can be suppressed. - Accordingly, the semiconductor device according to the present modification can have high mobility and high speed while suppressing the short channel effect.
- (Modification 4)
- Then, Modification 4 of the semiconductor device according to the present embodiment will be explained with reference to
FIG. 12 .FIG. 12 is a sectional view of the semiconductor device according to the present modification. - The semiconductor device according to the present embodiment is characterized mainly in that a
semiconductor region 14 b of p type SiGe is formed below asemiconductor layer 18 a of intrinsic SiGe. - As shown in
FIG. 12 , thesemiconductor region 14 b of p type SiGe is formed below thesemiconductor layer 18 a of intrinsic SiGe. A composition of the semiconductor region is, e.g., Si0.5Ge0.5. A composition of thesemiconductor region 14 b is, e.g., Si0.5Ge0.5. - The
substrate 10 a is the base substrate of an SiGeOI (SiGe On Insulator)substrate 8 a. Aninsulation layer 12 is a buried oxide film of theSiGeOI substrate 8 a. Thesemiconductor region 14 b is a SiGe layer formed on the buried oxide film of theSiGeOI substrate 8 a. The SiGeOI substrate is a substrate comprising a semiconductor layer of SiGe formed on a buried oxide film formed on a base substrate. - In the semiconductor device according to the present modification, the
semiconductor region 14 b of p type SiGe is formed below thesemiconductor layer 18 a of intrinsic SiGe, whereby the carriers can be confined in thesemiconductor layer 18 a, as can be in the semiconductor device shown inFIG. 1 . That is, in the present modification, the carriers can be confined in the region spaced from the surface of the buriedoxide film 12. - Thus, the semiconductor device according to the present modification can prevent the surface scattering of carriers and phonon scattering while suppressing the short channel effect, and resultantly, can have high mobility and high speed.
- (Modification 5)
- Next, Modification 5 of the semiconductor device according to the present embodiment will be explained with reference to
FIG. 13 .FIG. 13 is a sectional view of the semiconductor device according to the present modification. - The semiconductor device according to the present modification is characterized mainly in that a
semiconductor region 14 c of intrinsic SiGe is formed below asemiconductor layer 18 a of intrinsic SiGe. - In the semiconductor device shown in
FIG. 12 , thesemiconductor region 14 b of p type SiGe is formed below thesemiconductor layer 18 a of intrinsic SiGe, whereby the carriers are confined in thesemiconductor layer 18 a. - In the present modification, however, the
semiconductor region 14 b of intrinsic SiGe is formed below thesemiconductor layer 18 a of intrinsic SiGe, whereby the energy band structure shown inFIG. 14 is as shown inFIG. 14 .FIG. 14 is a view of the energy band structure of the semiconductor device according to the present modification. - As seen in
FIG. 14 , in the present modification, the carriers cannot be confined by thesemiconductor layer 18 a alone. - However, as can the semiconductor device shown in
FIG. 10 , the semiconductor device according to the present modification can prevent the surface scattering of the carriers and the phonon scattering as much as in a semiconductor device having the channel layer of a thick semiconductor layer. - Furthermore, as described above, generally the short channel effect tends to occur in a semiconductor device having the channel layer formed of a thick semiconductor layer. However, in the present modification, because of the
insulation layer 16 formed on both sides of thesemiconductor region 14 b, i.e., below the source/drain region 24, the short channel effect can be suppressed. - Accordingly, the semiconductor device according to the present modification can have high mobility and high speed while suppressing the short channel effect.
- The semiconductor device according to a second embodiment of the present invention will be explained with reference to
FIG. 15 .FIG. 15 is a sectional view of the semiconductor device according to the present embodiment. The same members of the present embodiment as those of the semiconductor device according to the first embodiment and the method for fabricating the semiconductor device shown in FIGS. 1 to 14 are represented by the same reference numbers not to repeat or to simplify their explanation. - The semiconductor device according to the present modification is characterized mainly in that a
semiconductor region 14 a of Si is formed below thesemiconductor layer 18 a of SiGe. - As shown in
FIG. 15 , thesemiconductor layer 18 a of 20 nm-thickness SiGe is formed on thesemiconductor region 14 a of 10 nm-thickness Si. A composition of thesemiconductor layer 18 a is, e.g., Si0.5Ge0.5. - Because of the lattice constant different between SiGe and Si, when the
semiconductor layer 18 a of SiGe is grown on thesemiconductor region 14 a of Si, thesemiconductor layer 18 a of SiGe is strained. Specifically, because the lattice constant of SiGe is larger than that of Si, compression strains are applied to thesemiconductor layer 18 a of SiGe. When strains are applied to thesemiconductor layer 18 a of SiGe, a mobility of the electrons and holes is improved. - Thus, the semiconductor device according to the present embodiment can realize further mobility increase.
- In the semiconductor device according to the present embodiment, because of the
semiconductor region 14 a of Si formed below thesemiconductor layer 18 a of SiGe, the energy band structure is as shown inFIG. 16 .FIG. 16 is a view of the energy band structure of the semiconductor device according to the present embodiment. - As seen in
FIG. 16 , in the present embodiment, a type I quantum well is formed by thesemiconductor layer 18 a of SiGe. Thesemiconductor layer 18 a of SiGe functions as a quantum well for either of the electrons and holes. - According to the present embodiment, because the
semiconductor layer 18 a of SiGe functions as a quantum well for either of the electrons and holes, either of a p-channel MOSFET and an n-channel MOSFET can be formed. - As described above, according to the present embodiment, because of the
semiconductor layer 18 a of SiGe formed on thesemiconductor region 14 a of Si, strains are applied to thesemiconductor layer 18 a of SiGe. Thus, the semiconductor device according to the present embodiment can have higher mobility. - The
semiconductor layer 18 a of SiGe functions as a quantum well for either of the electrons and the holes. Thus, the semiconductor device according to the present embodiment can include either of p-channel MOSFETs and n-channel MOSFETs. - (A Modification)
- Next, a modification of the semiconductor device according to the present embodiment will be explained with reference to
FIG. 17 .FIG. 17 is a sectional view of the semiconductor device according to the present modification. - The semiconductor device according to the present modification is characterized mainly in that a
semiconductor region 14 c of SiGe is formed below asemiconductor layer 18 of Si. - As shown in
FIG. 17 , achannel layer 18 of 20 nm-thickness intrinsic Si is formed on thesemiconductor region 14 c of 10 nm-thickness intrinsic SiGe. A composition of thesemiconductor region 14 c is, e.g., Si0.5Ge0.5. - Si has the lattice constant, which is different from that of SiGe, and when the
semiconductor layer 18 of Si grown on thesemiconductor region 14 c of SiGe, strains are applied to thesemiconductor layer 18 of Si. Specifically, because of the lattice constant of Si, which is smaller than that of SiGe, tensile stresses are applied to thesemiconductor layer 18 of Si. When such strains are applied to thesemiconductor layer 18 of Si, a mobility of the electrons and the holes in thesemiconductor layer 18 of Si is increased. - Thus, according to the present modification, further improvement of the mobility can be realized.
- In the semiconductor device according to the present modification, because of the
semiconductor region 14 c of SiGe formed below thechannel layer 18 of Si, an energy band structure is as shown inFIG. 18 .FIG. 18 is a view of the energy band structure of the semiconductor device according to the present modification (Part 1).FIG. 19 is a view of an energy band structure of the semiconductor device according to the present modification (Part 2).FIG. 18 shows the energy band structure given when no voltage is applied to the gate electrode.FIG. 19 shows the energy band structure given when a voltage is applied to the gate electrode. - As seen in
FIGS. 18 and 19 , in the modification, a type II quantum well is formed by thesemiconductor layer 18 of Si. As seen inFIGS. 18 and 19 , the energy step is generated between thesemiconductor region 14 c of SiGe and thesemiconductor layer 18 of Si. The energy step functions as a potential barrier to the carriers. - In the present modification, the
semiconductor layer 18 of Si functions as a quantum well for the electrons. On the other hand, thesemiconductor region 14 c of SiGe functions as a quantum well for the holes. - As described above, according to the present modification, because of the
semiconductor layer 18 of Si formed on thesemiconductor region 14 c of SiGe, strains are applied to thesemiconductor layer 18 of Si. Thus, the semiconductor device according to the present modification can realize further mobility increase. - The semiconductor device according to a third embodiment of the present invention and the method for fabricating the semiconductor device will be explained with reference to
FIG. 20 .FIG. 20 is a sectional view of the semiconductor device according to the present embodiment. The same members of the present embodiment as those of the semiconductor device according to the first embodiment and the method for fabricating the semiconductor device shown in FIGS. 1 to 19 are represented by the same reference numbers not to repeat or to simplify their explanation. - (The Semiconductor Device)
- First, the semiconductor device according to the present embodiment will be explained with reference to
FIG. 20 . - The semiconductor device according to the present embodiment is characterized mainly in that a
semiconductor region 14 a of Si is formed below asemiconductor layer 18 a of SiGe, and asemiconductor layer 32 of Si is further formed on thesemiconductor layer 18 a of SiGe. - As shown in
FIG. 20 , thesemiconductor layer 18 a of 10 nm-thickness intrinsic SiGe is formed on thesemiconductor region 14 a of 10 nm-thickness intrinsic SiGe. A composition of thesemiconductor region 14 a is, e.g., Si0.5Ge0.5. - The
semiconductor layer 32 of intrinsic SiGe is formed on thesemiconductor layer 18 a of Si. A composition of thesemiconductor layer 32 is, e.g., Si0.5Ge0.5. - In the semiconductor device according to the present embodiment, the
semiconductor region 14 a of Si is formed below thesemiconductor layer 18 a of SiGe, and thesemiconductor layer 32 of Si is formed on thesemiconductor layer 18 a of SiGe, whereby the energy band structure is as shown inFIG. 21 .FIG. 21 is a view of the energy band structure of the semiconductor device according to the present embodiment. - As seen in
FIG. 21 , in the semiconductor device according to the present embodiment, a type I quantum well is formed by thesemiconductor layer 18 a of SiGe, and the carriers are confined in thesemiconductor layer 18 a of SiGe. - In the present embodiment, a p-channel is formed in the
semiconductor 18 a of SiGe. On the other hand, an n-channel is formed in thesemiconductor layer 32 of Si. - The semiconductor device according to the present embodiment can form a p-channel in the
semiconductor layer 18 a, and an n-channel in thesemiconductor layer 32 and is called a heterochannel CBMOSFET (Channel Barrier MOSFET). - Furthermore, in the semiconductor device according to the present embodiment, the
semiconductor layer 32 of Si is formed between thesemiconductor layer 18 a of SiGe and agate insulation film 20, whereby the carriers can be confined in a region paced from the interface with thegate insulation film 20. - In the semiconductor device according to the first and the second embodiments, the carriers can be confined in a region spaced from the buried
oxide film 12 but cannot confine the carriers in the region spaced form the interface with thegate insulation film 20. Accordingly, in the semiconductor device according to the first and the second embodiments, the scattering of the carriers in the interface with thegate insulation film 20 cannot be prevented. - In contrast to this, according tot he present embodiment, the
semiconductor layer 32 of Si is formed between thesemiconductor layer 18 a of SiGe and thegate insulation film 20, whereby the carriers can be confined in the region spaced from the interface with thegate insulation film 20. Thus, according to the present embodiment, the scattering of the carriers in the interface with thegate insulation film 20 can be prevented. Thus, the semiconductor device according to the present embodiment can have higher mobility and higher speed. - (The Method for Fabricating the Semiconductor Device)
- Then, the method for fabricating the semiconductor device according to the present embodiment will be explained with reference to
FIGS. 22A to 23C.FIGS. 22A to 23C are sectional views of the semiconductor device according to the present embodiment in the steps of the method for fabricating the semiconductor device, which explain the method. - The steps up to the step of removing a
hard mask 30 including the hard mask removing step are the same as those of the method for fabricating the semiconductor device described above with reference toFIGS. 3A to 3D, and their explanation is not repeated. - Then, as shown in
FIG. 22A , a Ge (germanium)-contentamorphous silicon film 17 a of, e.g., 10 nm-thickness is formed on the entire surface by, e.g., CVD. A raw material gas is used, e.g., a mixed gas of GeH4 and Si2H6, a mixed gas of GeH4 and SiH4 or a mixed gas of GeH4 and SiH2Cl2. A film forming temperature is, e.g., about 300° C. - Then, an
amorphous silicon film 17 b of, e.g., a 10 nm-thickness is formed on the entire surface by, e.g., CVD. A raw material gas is, e.g., SiH4. A film forming temperature is, e.g., about 400° C. - Then, as shown in
FIG. 22B , the Ge-contentamorphous silicon film 17 a and theamorphous silicon film 17 b are single crystallized by, e.g., solid phase epitaxial (SPE) growth. Thermal processing conditions are, e.g., 550° C. and 12 hours. Thus, the single crystal grows by, e.g., 0.2-0.3 μm to both sides from the middle of thesemiconductor region 14. Since a gate length is, e.g., about 0.1 μm, such single crystal growth is sufficient. Thus, the semiconductor layers 18 a, 32 are single crystallized. - The following semiconductor fabrication steps shown in
FIGS. 22C to 23C are the same as those of the semiconductor fabrication method described above with reference toFIGS. 4C to 5C, and their explanation will not be repeated. - Thus the semiconductor device according to the present embodiment is fabricated.
- (Modification 1)
- Next, Modification 1 of the semiconductor device according to the present embodiment will be explained with reference to
FIG. 24 .FIG. 24 is a sectional view of the semiconductor device according to the present modification. - The semiconductor device according to the present modification is characterized mainly in that a
semiconductor region 14 c of SiGe is formed below asemiconductor layer 18 of Si, and asemiconductor layer 34 of SiGe is formed on thesemiconductor layer 18 of Si. - As shown in
FIG. 24 , thesemiconductor layer 18 of intrinsic Si is formed on thesemiconductor region 14 c of intrinsic SiGe. A composition of the SiGe forming thesemiconductor region 14 c is, e.g., Si0.5Ge0.5. Thesemiconductor region 14 c of SiGe is an SiGe layer formed on a buried oxide film of anSiGeOI substrate 8 a. - The
semiconductor layer 34 of SiGe is formed on thesemiconductor layer 18 of Si. A composition of thesemiconductor layer 34 is, e.g., Si0.5Ge0.5. - In the semiconductor device according to the present modification, because the
semiconductor region 14 c of SiGe is formed below thesemiconductor layer 18 of Si, and thesemiconductor layer 34 of SiGe is formed on thesemiconductor layer 18 of Si, the energy band structure is as shown inFIG. 25 .FIG. 25 is a view of the energy band structure of the semiconductor device according to the present modification. - As seen in
FIG. 25 , in the semiconductor device according to the present modification, a type II quantum well is formed by thesemiconductor layer 18 of Si. - The
semiconductor layer 18 of Si functions as a quantum well for the electrons. On the other hand, thesemiconductor layer 34 of SiGe functions as a quantum well for the holes. - In the present modification, because of the
semiconductor layer 34 of SiGe formed between thesemiconductor layer 18 of Si and thegate insulation film 20, the carriers can be confined in the regin spaced form the interface with thegate insulation film 20. - Thus, it is possible that the
semiconductor region 14 c of SiGe is formed below thesemiconductor layer 18 of Si, and thesemiconductor layer 34 of SiGe is formed on thesemiconductor layer 18 of Si. - (Modification 2)
- Next, Modification 2 of the semiconductor device according to the present embodiment will be explained with reference to
FIG. 26 .FIG. 26 is a sectional view of the semiconductor device according to the present modification. - The semiconductor device according to the present modification is characterized mainly in that a
semiconductor layer 18 b of SiGe is formed on asemiconductor region 14 c of SiGe with a Ge concentration of thesemiconductor layer 18 b higher than that of thesemiconductor region 14 c, and asemiconductor layer 32 of Si is formed on thesemiconductor layer 18 b. - As shown in
FIG. 26 . in the semiconductor device according to the present modification, thesemiconductor layer 18 b of intrinsic SiGe is formed on thesemiconductor region 14 c of intrinsic SiGe. A composition of thesemiconductor region 14 c is, e.g., Si0.5Ge0.5. A composition of thesemiconductor layer 18 b is, e.g., Si0.3Ge0.7. That is, in the present modification, a Ge composition ratio of thesemiconductor layer 18 b is larger than that of thesemiconductor region 14 c. - In the present modification, because the Ge composition ratio of the
semiconductor layer 18 b is set larger than that of thesemiconductor region 14 c, the lattice constant of thesemiconductor layer 18 b is larger than that of thesemiconductor region 14 c, whereby compression strains can be generated in thesemiconductor layer 18 b. - According to the present modification, because of compression strains generated in the
semiconductor layer 18 b, the semiconductor device can realize further higher mobility. - The present invention is not limited to the above-described embodiments and can cover other various modification.
- For example, in the above-described embodiments, n-channel MOSFETs have been exemplified, but the present invention is applicable to the fabrication of p-channel MOSFETs.
- In the semiconductor device according to the first embodiment, the
semiconductor layer 18 is formed of intrinsic Si, but an n type dopant or a p type dopant may be suitably implanted in thesemiconductor layer 18. That is, unless the carrier mobility is extremely decreased, an n type dopant and a p type dopant may be implanted in thesemiconductor layer 18. - In the above-described embodiments, a Ge composition ratio X of the semiconductor layer of Si1-xGex is, e.g., 0.5, but the composition ratio is not limited to 0.5. A Ge composition ratio X can be suitably set in a range of 0<X≦1. Accordingly, semiconductor layers of Ge may be suitably formed.
- Conduction types of the respective layers are not limited to those of the above-described embodiments and can be suitably set.
- In the semiconductor device according to Modifications 3 to 5 of the first embodiment, and the semiconductor device according to the second and the third embodiments, the source/
drain region 24 is formed of a metal silicide but may be formed of a metal. It is possible to implant dopant ions in the semiconductor layer on both sides of the gate electrode to thereby form the source/drain diffused layer.
Claims (11)
1. A method for fabricating a semiconductor device comprising the steps of:
forming a mask on a first semiconductor layer formed over a substrate;
oxidizing the first semiconductor layer on both sides of the mask to thereby form the first semiconductor layer outside the mask into an insulation layer;
forming a second semiconductor layer on the first semiconductor layer and the insulation layer;
forming a gate insulation film over the second semiconductor layer;
forming a gate electrode over the gate insulation film; and
forming a source/drain region in the second semiconductor layer on both sides of the gate electrode,
wherein the first semiconductor layer is formed of Si1-xGex where a composition ratio X is 0<X≦1, and
the second semiconductor layer is formed of Si1-xGex where a composition ratio X is 0<X≦1.
2. A method for fabricating a semiconductor device according to claim 1 , wherein the composition ratio X of the Ge of the second semiconductor layer is larger than the composition ratio X of the Ge of the first semiconductor layer.
3. A method for fabricating a semiconductor device according to claim 1 , wherein in the step of forming the source/drain region, a metal is buried in the second semiconductor layer on both sides of the gate electrode to thereby form the source/drain region of the metal.
4. A method for fabricating a semiconductor device according to claim 1 , wherein in the step of forming the source/drain region, the source/drain region is formed of a metal silicide.
5. A method for fabricating a semiconductor device comprising the steps of:
forming a mask on a first semiconductor layer formed over a substrate;
oxidizing the first semiconductor layer on both sides of the mask to thereby form the first semiconductor layer outside the mask into an insulation layer;
forming a second semiconductor layer on the first semiconductor layer and the insulation layer;
forming a gate insulation film over the second semiconductor layer;
forming a gate electrode over the gate insulation film; and
forming a source/drain region in the second semiconductor layer on both sides of the gate electrode;
wherein
the first semiconductor region is formed of Si1-xGex where a composition ratio X is 0<X≦1, and
the second semiconductor layer is formed of Si.
6. A method for fabricating a semiconductor device according to claim 5 , wherein in the step of forming the source/drain region, a metal is buried in the second semiconductor layer on both sides of the gate electrode to thereby form the source/drain region of the metal.
7. A method for fabricating a semiconductor device according to claim 5 , wherein in the step of forming the source/drain region, the source/drain region is formed of a metal silicide.
8. A method for fabricating a semiconductor device according to claim 5 , further comprising the step of forming a third semiconductor layer on the second semiconductor layer after the step of forming the second semiconductor layer and before the step of forming the gate insulation film.
9. A method for fabricating a semiconductor device according to claim 8 , wherein the third semiconductor layer is formed of Si1-xGex where a composition ratio X is 0<X≦1.
10. A method for fabricating a semiconductor device comprising the steps of:
forming a mask on a first semiconductor layer formed over a substrate;
oxidizing the first semiconductor layer on both sides of the mask to thereby form the first semiconductor layer outside the mask into an insulation layer;
forming a second semiconductor layer on the first semiconductor layer and the insulation layer;
forming a gate insulation film over the second semiconductor layer;
forming a gate electrode over the gate insulation film; and
forming a source/drain region in the second semiconductor layer on both sides of the gate electrode;
wherein the first semiconductor layer is formed of an intrinsic semiconductor, and
the second semiconductor layer is formed of an n type semiconductor or a p type semiconductor.
11. A method for fabricating a semiconductor device comprising the steps of:
forming a mask on a first semiconductor layer formed over a substrate;
oxidizing the first semiconductor layer on both sides of the mask to thereby form the first semiconductor layer outside the mask into an insulation layer;
forming a second semiconductor layer on the first semiconductor layer and the insulation layer;
forming a gate insulation film over the second semiconductor layer;
forming a gate electrode over the gate insulation film; and
forming a source/drain region in the second semiconductor layer on both sides of the gate electrode;
wherein
the first semiconductor layer is formed of an intrinsic semiconductor, and
the second semiconductor layer is formed of an intrinsic semiconductor.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/808,164 US20070243672A1 (en) | 2002-03-08 | 2007-06-07 | Semiconductor device and method for fabricating the same |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002063370A JP2003264290A (en) | 2002-03-08 | 2002-03-08 | Semiconductor device and its manufacturing method |
JP2002-63370 | 2002-03-08 | ||
US10/382,855 US6855987B2 (en) | 2002-03-08 | 2003-03-07 | Semiconductor device with high mobility and high speed |
US11/004,836 US7316959B2 (en) | 2002-03-08 | 2004-12-07 | Semiconductor device and method for fabricating the same |
US11/808,164 US20070243672A1 (en) | 2002-03-08 | 2007-06-07 | Semiconductor device and method for fabricating the same |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/004,836 Division US7316959B2 (en) | 2002-03-08 | 2004-12-07 | Semiconductor device and method for fabricating the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070243672A1 true US20070243672A1 (en) | 2007-10-18 |
Family
ID=27784924
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/382,855 Expired - Fee Related US6855987B2 (en) | 2002-03-08 | 2003-03-07 | Semiconductor device with high mobility and high speed |
US11/004,836 Expired - Fee Related US7316959B2 (en) | 2002-03-08 | 2004-12-07 | Semiconductor device and method for fabricating the same |
US11/808,164 Abandoned US20070243672A1 (en) | 2002-03-08 | 2007-06-07 | Semiconductor device and method for fabricating the same |
Family Applications Before (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/382,855 Expired - Fee Related US6855987B2 (en) | 2002-03-08 | 2003-03-07 | Semiconductor device with high mobility and high speed |
US11/004,836 Expired - Fee Related US7316959B2 (en) | 2002-03-08 | 2004-12-07 | Semiconductor device and method for fabricating the same |
Country Status (2)
Country | Link |
---|---|
US (3) | US6855987B2 (en) |
JP (1) | JP2003264290A (en) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3782021B2 (en) * | 2002-02-22 | 2006-06-07 | 株式会社東芝 | Semiconductor device, semiconductor device manufacturing method, and semiconductor substrate manufacturing method |
JP2003264290A (en) * | 2002-03-08 | 2003-09-19 | Fujitsu Ltd | Semiconductor device and its manufacturing method |
KR100657754B1 (en) * | 2004-12-29 | 2006-12-13 | 동부일렉트로닉스 주식회사 | Method for fabricating the shallow junction of semiconductor device |
FR2883101B1 (en) * | 2005-03-08 | 2007-06-08 | Centre Nat Rech Scient | NANOMETRIC MOS TRANSISTOR WITH MAXIMIZED CURRENT TO CURRENT AND CURRENT STATE RATE |
JP2006253311A (en) * | 2005-03-09 | 2006-09-21 | Toshiba Corp | Semiconductor device and its manufacturing method |
KR100666368B1 (en) * | 2005-08-09 | 2007-01-09 | 삼성전자주식회사 | Transistor and method of manufacturing the same |
KR100950756B1 (en) * | 2008-01-18 | 2010-04-05 | 주식회사 하이닉스반도체 | Soi device and method for fabricating the same |
FR2965975B1 (en) * | 2010-10-11 | 2012-12-21 | Commissariat Energie Atomique | FIELD EFFECT TRANSISTOR ON SOIL OF SELF-ASSEMBLED SEMICONDUCTOR MATERIAL |
US8691650B2 (en) | 2011-04-14 | 2014-04-08 | International Business Machines Corporation | MOSFET with recessed channel film and abrupt junctions |
US9159809B2 (en) * | 2012-02-29 | 2015-10-13 | United Microelectronics Corp. | Multi-gate transistor device |
EP2701198A3 (en) * | 2012-08-24 | 2017-06-28 | Imec | Device with strained layer for quantum well confinement and method for manufacturing thereof |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5538916A (en) * | 1993-04-28 | 1996-07-23 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing semiconductor device isolation region |
US5841171A (en) * | 1996-05-08 | 1998-11-24 | Mitsubishi Denki Kabushiki Kaisha | SOI Semiconductor devices |
US5906951A (en) * | 1997-04-30 | 1999-05-25 | International Business Machines Corporation | Strained Si/SiGe layers on insulator |
US6180985B1 (en) * | 1998-12-30 | 2001-01-30 | Hyundai Electronics Industries Co., Ltd. | SOI device and method for fabricating the same |
US6469350B1 (en) * | 2001-10-26 | 2002-10-22 | International Business Machines Corporation | Active well schemes for SOI technology |
US6538916B2 (en) * | 2001-02-15 | 2003-03-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US6586284B2 (en) * | 2000-03-30 | 2003-07-01 | Samsung Electronics Co., Ltd. | Silicon-on-insulator (SOI) substrate, method for fabricating SOI substrate and SOI MOSFET using the SOI substrate |
US20030168700A1 (en) * | 2002-03-08 | 2003-09-11 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US6627511B1 (en) * | 1995-07-28 | 2003-09-30 | Motorola, Inc. | Reduced stress isolation for SOI devices and a method for fabricating |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH06350085A (en) | 1993-06-04 | 1994-12-22 | Hitachi Ltd | Semiconductor device and manufacture thereof |
JP3427114B2 (en) | 1994-06-03 | 2003-07-14 | コマツ電子金属株式会社 | Semiconductor device manufacturing method |
JPH08316335A (en) | 1995-05-18 | 1996-11-29 | Sony Corp | Semiconductor device and fabrication thereof |
JPH0982944A (en) | 1995-09-18 | 1997-03-28 | Toshiba Corp | Distortion silicon field effect transistor and manufacture of the same |
JP3372158B2 (en) | 1996-02-09 | 2003-01-27 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP3376211B2 (en) | 1996-05-29 | 2003-02-10 | 株式会社東芝 | Semiconductor device, method of manufacturing semiconductor substrate, and method of manufacturing semiconductor device |
JPH11274497A (en) | 1998-03-18 | 1999-10-08 | Toshiba Corp | Polycrystal semiconductor device and its manufacturing method |
JP2001160594A (en) | 1999-09-20 | 2001-06-12 | Toshiba Corp | Semiconductor device |
JP3420168B2 (en) | 2000-04-07 | 2003-06-23 | 株式会社東芝 | Field effect transistor and integrated logic circuit using the same |
-
2002
- 2002-03-08 JP JP2002063370A patent/JP2003264290A/en active Pending
-
2003
- 2003-03-07 US US10/382,855 patent/US6855987B2/en not_active Expired - Fee Related
-
2004
- 2004-12-07 US US11/004,836 patent/US7316959B2/en not_active Expired - Fee Related
-
2007
- 2007-06-07 US US11/808,164 patent/US20070243672A1/en not_active Abandoned
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5538916A (en) * | 1993-04-28 | 1996-07-23 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing semiconductor device isolation region |
US6627511B1 (en) * | 1995-07-28 | 2003-09-30 | Motorola, Inc. | Reduced stress isolation for SOI devices and a method for fabricating |
US5841171A (en) * | 1996-05-08 | 1998-11-24 | Mitsubishi Denki Kabushiki Kaisha | SOI Semiconductor devices |
US5906951A (en) * | 1997-04-30 | 1999-05-25 | International Business Machines Corporation | Strained Si/SiGe layers on insulator |
US6059895A (en) * | 1997-04-30 | 2000-05-09 | International Business Machines Corporation | Strained Si/SiGe layers on insulator |
US6180985B1 (en) * | 1998-12-30 | 2001-01-30 | Hyundai Electronics Industries Co., Ltd. | SOI device and method for fabricating the same |
US6281054B1 (en) * | 1998-12-30 | 2001-08-28 | Hyundai Electronics Industries Co., Ltd. | SOI device and method for fabricating the same |
US6586284B2 (en) * | 2000-03-30 | 2003-07-01 | Samsung Electronics Co., Ltd. | Silicon-on-insulator (SOI) substrate, method for fabricating SOI substrate and SOI MOSFET using the SOI substrate |
US6538916B2 (en) * | 2001-02-15 | 2003-03-25 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
US6469350B1 (en) * | 2001-10-26 | 2002-10-22 | International Business Machines Corporation | Active well schemes for SOI technology |
US20030168700A1 (en) * | 2002-03-08 | 2003-09-11 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US6855987B2 (en) * | 2002-03-08 | 2005-02-15 | Fujitsu Limited | Semiconductor device with high mobility and high speed |
US20050085027A1 (en) * | 2002-03-08 | 2005-04-21 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US7316959B2 (en) * | 2002-03-08 | 2008-01-08 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
US20050085027A1 (en) | 2005-04-21 |
US20030168700A1 (en) | 2003-09-11 |
JP2003264290A (en) | 2003-09-19 |
US7316959B2 (en) | 2008-01-08 |
US6855987B2 (en) | 2005-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20070243672A1 (en) | Semiconductor device and method for fabricating the same | |
US9680016B2 (en) | Method for improving transistor performance through reducing the salicide interface resistance | |
US6858506B2 (en) | Method for fabricating locally strained channel | |
US7888747B2 (en) | Semiconductor device and method of fabricating the same | |
US7687829B2 (en) | Stressed field effect transistors on hybrid orientation substrate | |
JP2978736B2 (en) | Method for manufacturing semiconductor device | |
US7452764B2 (en) | Gate-induced strain for MOS performance improvement | |
US7633127B2 (en) | Silicide gate transistors and method of manufacture | |
US7807538B2 (en) | Method of forming a silicide layer while applying a compressive or tensile strain to impurity layers | |
US6806534B2 (en) | Damascene method for improved MOS transistor | |
EP1231643A2 (en) | MOS field-effect transistor comprising Si and SiGe layers or Si and SiGeC layers as channel regions | |
US5428234A (en) | Semiconductor device | |
US20070007590A1 (en) | Field effect transistor and manufacturing method thereof | |
US6057576A (en) | Inverse-T tungsten gate apparatus | |
JP2000243854A (en) | Semiconductor device and its manufacture | |
US6743704B2 (en) | Method of manufacturing a semiconductor device | |
JP3383154B2 (en) | Semiconductor device | |
US20070052026A1 (en) | Semiconductor device and method of manufacturing the same | |
US20090065807A1 (en) | Semiconductor device and fabrication method for the same | |
US7170084B1 (en) | Strained silicon MOSFET having improved source/drain extension dopant diffusion resistance and method for its fabrication | |
JP2925008B2 (en) | Method for manufacturing semiconductor device | |
JP2004200335A (en) | Semiconductor device including insulated gate field-effect transistor and its manufacturing method | |
JP3496723B2 (en) | Method for manufacturing semiconductor device | |
JP5108408B2 (en) | Semiconductor device and manufacturing method thereof | |
US6905923B1 (en) | Offset spacer process for forming N-type transistors |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |