US20070264776A1 - Precision creation of inter-gates insulator - Google Patents
Precision creation of inter-gates insulator Download PDFInfo
- Publication number
- US20070264776A1 US20070264776A1 US11/801,301 US80130107A US2007264776A1 US 20070264776 A1 US20070264776 A1 US 20070264776A1 US 80130107 A US80130107 A US 80130107A US 2007264776 A1 US2007264776 A1 US 2007264776A1
- Authority
- US
- United States
- Prior art keywords
- layer
- canceled
- silicon
- conductively
- semiconductor layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000012212 insulator Substances 0.000 title abstract description 32
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims abstract description 67
- 230000003647 oxidation Effects 0.000 claims abstract description 45
- 238000007254 oxidation reaction Methods 0.000 claims abstract description 45
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 41
- 239000010703 silicon Substances 0.000 claims abstract description 41
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 29
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 29
- 229910052814 silicon oxide Inorganic materials 0.000 claims abstract description 25
- 239000000377 silicon dioxide Substances 0.000 claims abstract description 22
- 230000001590 oxidative effect Effects 0.000 claims abstract description 19
- 235000012239 silicon dioxide Nutrition 0.000 claims abstract description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 67
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 51
- 238000000034 method Methods 0.000 claims description 39
- 239000004065 semiconductor Substances 0.000 claims description 28
- 229910052757 nitrogen Inorganic materials 0.000 claims description 24
- 238000009413 insulation Methods 0.000 claims description 5
- 238000010292 electrical insulation Methods 0.000 claims 1
- 238000000151 deposition Methods 0.000 abstract description 31
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract description 25
- 238000000231 atomic layer deposition Methods 0.000 abstract description 22
- 229920005591 polysilicon Polymers 0.000 abstract description 20
- 239000010410 layer Substances 0.000 description 124
- 230000008021 deposition Effects 0.000 description 24
- 238000010586 diagram Methods 0.000 description 20
- 238000005229 chemical vapour deposition Methods 0.000 description 18
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 16
- 238000004519 manufacturing process Methods 0.000 description 16
- 239000000463 material Substances 0.000 description 16
- 229910052760 oxygen Inorganic materials 0.000 description 16
- 239000001301 oxygen Substances 0.000 description 16
- 239000007943 implant Substances 0.000 description 12
- 239000000758 substrate Substances 0.000 description 12
- 239000010408 film Substances 0.000 description 10
- 229910020776 SixNy Inorganic materials 0.000 description 9
- 230000008569 process Effects 0.000 description 8
- 239000002210 silicon-based material Substances 0.000 description 8
- 239000002019 doping agent Substances 0.000 description 7
- 230000006872 improvement Effects 0.000 description 7
- 150000002500 ions Chemical class 0.000 description 6
- 239000000203 mixture Substances 0.000 description 6
- 125000004433 nitrogen atom Chemical group N* 0.000 description 6
- 230000005684 electric field Effects 0.000 description 5
- 238000002955 isolation Methods 0.000 description 5
- 238000000059 patterning Methods 0.000 description 5
- 239000000376 reactant Substances 0.000 description 5
- 230000008878 coupling Effects 0.000 description 4
- 238000010168 coupling process Methods 0.000 description 4
- 238000005859 coupling reaction Methods 0.000 description 4
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 4
- QJGQUHMNIGDVPM-UHFFFAOYSA-N nitrogen group Chemical group [N] QJGQUHMNIGDVPM-UHFFFAOYSA-N 0.000 description 4
- 239000000243 solution Substances 0.000 description 4
- 125000004429 atom Chemical group 0.000 description 3
- 230000015556 catabolic process Effects 0.000 description 3
- 230000004907 flux Effects 0.000 description 3
- 125000004430 oxygen atom Chemical group O* 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000002356 single layer Substances 0.000 description 3
- 238000007740 vapor deposition Methods 0.000 description 3
- 230000005689 Fowler Nordheim tunneling Effects 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 229910020781 SixOy Inorganic materials 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000013213 extrapolation Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000002347 injection Methods 0.000 description 2
- 239000007924 injection Substances 0.000 description 2
- 239000000615 nonconductor Substances 0.000 description 2
- 239000002243 precursor Substances 0.000 description 2
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical group [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910003818 SiH2Cl2 Inorganic materials 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 230000003190 augmentative effect Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 229910001423 beryllium ion Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000007795 chemical reaction product Substances 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- MROCJMGDEKINLD-UHFFFAOYSA-N dichlorosilane Chemical compound Cl[SiH2]Cl MROCJMGDEKINLD-UHFFFAOYSA-N 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 230000001737 promoting effect Effects 0.000 description 1
- 230000002000 scavenging effect Effects 0.000 description 1
- 239000002344 surface layer Substances 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/51—Insulating materials associated therewith
- H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
- H01L29/4011—Multistep manufacturing processes for data storage electrodes
- H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Abstract
An ONO-type inter-poly insulator is formed by depositing intrinsic silicon on an oxidation stop layer. In one embodiment, the oxidation stop layer is a nitridated top surface of a lower, and conductively-doped, polysilicon layer. In one embodiment, atomic layer deposition (ALD) is used to precisely control the thickness of the deposited, intrinsic silicon. Heat and an oxidizing atmosphere are used to convert the deposited, intrinsic silicon into thermally-grown, silicon dioxide. The oxidation stop layer impedes deeper oxidation. A silicon nitride layer and an additional silicon oxide layer are further deposited to complete the ONO structure before an upper, and conductively-doped, polysilicon layer is formed. In one embodiment, the lower and upper polysilicon layers are patterned to respectively define a floating gate (FG) and a control gate (CG) of an electrically re-programmable memory cell. In an alternative embodiment, after the middle, silicon nitride of the ONO structure is defined, another layer of intrinsic silicon is deposited, by way of for example, ALD. Heat and an oxidizing atmosphere are used to convert the second deposited, intrinsic silicon into thermally-grown, silicon dioxide. An ONO structure with two thermally-grown, and spaced apart, silicon oxide layers is thereby provided.
Description
- The following copending U.S. patent application is owned by the owner of the present application, benefit is claimed pursuant to 35 USC §120, and the disclosure of said application is incorporated herein by reference: Ser. No. 10/718,008 filed Nov. 19, 2003 by Zhong Dong, et al and entitled “Precision Creation of Inter-Gates Insulator.”
- The following copending U.S. patent application is owned by the owner of the present application, and its disclosures is incorporated herein by reference:
-
- (A) Ser. No. 10/071,689 filed Feb. 8, 2003 by Zhong Dong et al and which is originally entitled, “Floating Gate Nitridation”.
- The disclosures of the following U.S. patents are incorporated herein by reference:
-
- (A) U.S. Pat. No. 6,613,695 B2, issued Sep. 2, 2003 to Pomarede et al. and entitled “Surface Preparation Prior to Deposition”.
- In order to avoid front end clutter, the cross referencing section continues as (2c) at the end of the disclosure, slightly prior to recitation of the patent claims.
- The present disclosure of invention relates generally to semiconductor devices and to the manufacture of the same.
- The disclosure relates more specifically to mass production of insulated gate field effect transistors (IGFET's, MOSFET's) which have plural gate electrodes separated from one another by electrically insulative material. Yet more specifically, it relates to so-called ONO structures which can be used to separate stacked polysilicon gates in electrically re-programmable and nonvolatile memory devices.
- So-called, FLASH memory devices and alike forms of electrically re-programmable and nonvolatile memory devices have become commercially popular due in part to their ability to store data in a small and dense form factors, their ability to be repeatedly re-programmed, and their ability to retain programmed data in a nonvolatile fashion so that even when power is lost, the stored data is preserved.
- One relatively simple format for such an electrically re-programmable type of nonvolatile memory is known as the vertically-stacked gate configuration. In this configuration, a so-called “floating gate” (FG) electrode is insulatively sandwiched between an underlying, tunnel insulator layer and an overlying, inter-gates insulator (IGI) layer. A so-called “control gate” (CG) electrode is stacked atop the inter-gates insulator (IGI) layer. A channel region with opposed source (S) and drain (D) regions lies under the tunnel insulator layer.
- Because of the way the layers are stacked, the IGI layer (inter-gates insulator layer) is sandwiched between the floating gate electrode (FG) and the control gate electrode (CG). This sandwiching of material layers can create problems as will be further explained shortly. In passing, it is to be observed that other types of more complicated configurations of gate electrodes are possible, including various staggered gate configurations. The simpler, stacked gate configuration will be sufficient for describing the improvement disclosed herein.
- The insulatively-isolated floating gate (FG) of a staked gate cell is intended to store a certain amount of charge and retain that charge even when external power is turned off. The amount of charge stored on the FG defines the data state of the memory cell. The state of the memory cell can be altered by moving charge into the FG for representing a first data state and by removing charge from the FG for representing another data state. Different mechanisms may be used for injecting charge into or removing charge from the FG, including hot carrier injection and/or Fowler-Nordheim tunneling. The charged or uncharged state of the floating gate (FG) can be sensed by applying a cell-read voltage VGS-read to the control gate (CG), where the cell-read voltage VGS-read is selected to cause a first magnitude of current conduction between the drain (D) and source (S) regions of the cell when the floating gate (FG) is in a first programmed state and to cause no or a different magnitude of IDS to flow when the floating gate (FG) is in another programmed state. (Some devices store multiple data bits per cell, where each of different amounts of charge trapped within the FG represents a different multi-bit pattern.)
- It is important, for purposes of carrying out the various read and write operations of floating gate type memory cells (e.g., stacked gate cells), to establish an appropriate pattern of electric field intensities across the insulators that surround the charge-storing, floating gate (FG). These electric fields (E-fields) may be established by generating correspondingly appropriate voltages between the control gate (CG), the drain (D), the source (S) and/or substrate (U) regions of the memory cell. Those skilled in the art will appreciate that electric field intensity in dielectric insulators is usually a function of voltage difference (V) divided by dielectric thickness (d) and multiplied by dielectric constant (E=kV/d). In order to get consistent results from mass produced devices, it is important to maintain precise control over the dielectric thickness (d) and the dielectric constant (k) of the various insulators which surround the FG of each cell so that same results will occur in one device and the next for a given control gate voltage (VCG). Stated otherwise, consistently same capacitive coupling should occur from one mass produced device to the next between the CG, the FG, the source (S), the drain (D) and the substrate (U).
- Persons skilled in the art will appreciate that most insulators are not perfect. A small amount of leakage current can undesirably flow through them. They can undergo high voltage breakdown. Contaminating chemicals can pass through pinhole or other defects in the insulators. Much progress has been made in the formation of the so-called, thermal gate oxide insulator that lies between the substrate and the floating gate (FG). However, the inter-gates insulator layer (IGI) that is sandwiched between the FG and the CG still suffers from problems.
- The inter-gates insulator layer (IGI) is particularly prone to problems with leakage current and breakdown. Practitioners in the art have developed a so-called ONO solution. According to basic ONO practice, after the material for the floating gate (FG) is deposited (typically it is doped polysilicon), three insulative layers are vapor deposited in sequence. The three insulative layers are respectively composed of silicon-Oxide, silicon-Nitride and silicon-Oxide; hence the ONO acronym. The material for the control gate (CG) is then deposited (typically it is doped polysilicon) on top of the ONO structure. The ONO structure is advantageous because silicon-nitride (Si3N4) generally has a greater dielectric constant (k) than does silicon dioxide (SiO2). The higher dielectric constant of the silicon-Nitride layer in the ONO stack lets cell designers use lower gate voltages than would otherwise be possible for an equal thickness of insulator material made of only silicon-oxide. It is desirable to keep gate voltages relatively small. The ONO approach allows this to happen.
- Despite improvements in vapor deposition techniques, the ONO approach still suffers from the existence of small leakage currents between the FG and the CG. Precise control of ONO thickness and material quality within the ONO stack also remains a problem.
- One improvement over the conventional ONO structure is disclosed in our above-cited U.S. patent application Ser. No. 10/071,689 (“Floating Gate Nitridation”). Briefly, nitrogen is introduced into the top surface of the doped-polysilicon FG layer after that layer is deposited. The nitrogen concentration is about 1% to about 20% atomic in the top of the FG layer after nitridation. A higher quality silicon oxide is formed atop the nitridated FG layer, in one embodiment of Ser. No. 10/071,689, by exposing the nitridated, doped-polysilicon to an oxidizing atmosphere. This consumes silicon atoms out of the nitridated region and creates an SixOy layer atop the silicon-depleted-and-nitrogen-containing layer below. The nitrogen-containing layer below acts as an oxidation stop. The technique of Ser. No. 10/071,689 can therefore provide a NONO insulator structure with enhanced insulative properties. Room for yet further improvement is nonetheless available.
- Structures and methods may be provided in accordance with the present disclosure of invention for improving over the above-described art.
- More specifically, in accordance with one set of aspects of the present disclosure, the upper surface of a silicon floating gate (FG) is nitridated to thereby define a non-stoichiometric silicon nitride (SixNy) surface having a nitrogen content of at least 5% (atomic), and more preferably about 10% to 20% (atomic). This nitridated surface will serve as an oxidation stop. A thin film of intrinsic (essentially undoped) silicon is then deposited on the SixNy surface. Heat and an oxidizing atmosphere are then provided for converting the deposited, intrinsic silicon into a thermally-grown oxide layer (SimOn, where typically m=1 and n=2). The non-stoichiometric silicon nitride (SixNy) layer blocks oxidation below it. Some of the silicon atoms in the SixNy layer may be consumed by the oxidizing atmosphere in the process to create further amounts of thermally generated, silicon oxide (SiwOv, where typically w=1 and v<2). At least part of the thermally-formed, silicon oxide structure is dopant-free SiO2 as a result of the earlier deposition of the intrinsic silicon film.
- In one set of embodiments, atomic layer deposition (ALD) is used for precisely controlling the thickness of the intrinsic silicon film. After oxidation of the intrinsic silicon film, a film of stoichiometric silicon nitride (Si3N4) is vapor deposited. Thereafter a silicon oxide film is formed to complete the NONO structure. A control gate (CG) is formed over the NONO structure. Charge leakage between the floating gate (FG) and the control gate (CG) of this embodiment is reduced because the thermally-grown and dopant-free oxide portion of the NONO structure exhibits good insulating properties, particularly because it is grown from intrinsic silicon.
- In accordance with an overlapping or somewhat separate aspect of the present disclosure, the lower surface of a control gate (CG) has thermally-grown oxide formed directly under it. In the course of forming an ONO or NONO structure in accordance with this aspect, a thin film of intrinsic silicon (essentially dopant-free) is deposited after the upper, film of stoichiometric silicon nitride (Si3N4) is vapor deposited to define the middle nitride layer of the ONO or NONO structure. The structure is then subjected to an oxidizing atmosphere so as to convert the intrinsic silicon film into a thermally-grown and essentially dopant-free oxide layer. The stoichiometric silicon nitride (Si3N4) layer blocks oxidation below it. In one set of embodiments, atomic layer deposition (ALD) is used for precisely controlling the thickness of the upper intrinsic silicon film. After oxidation of the upper intrinsic silicon film, the material (e.g., doped polysilicon) of the control gate (CG) is vapor deposited. In an overlapped embodiment, both the upper and lower silicon oxide layers of a NONO structure are thermally-grown from intrinsic silicon and both of the intrinsic silicon layers are provided by way of ALD.
- An insulating structure in accordance with the disclosure comprises: (a) an oxidation stop layer; and (b) a thermally-grown, intrinsic, silicon oxide layer which has been grown from ALD deposited intrinsic, silicon that had been deposited on said oxidation stop layer.
- An isolation providing method in accordance with the present disclosure comprises: (a) defining an oxidation stop layer above a conductively-doped, first semiconductor layer; (b) providing an intrinsic silicon layer on the oxidation stop layer; (c) oxidizing at least a sublayer portion of the intrinsic silicon layer so as to thereby create a thermally-grown, intrinsic silicon oxide sublayer over the first semiconductor layer; and (d) disposing a conductively-doped, second semiconductor layer above the intrinsic silicon oxide sublayer so that the intrinsic silicon oxide sublayer provides isolation between the first and second conductively-doped, semiconductor layers.
- Other aspects of the disclosure will become apparent from the below detailed description.
- The below detailed description section makes reference to the accompanying drawings, in which:
-
FIG. 1 is a conceptual schematic diagram showing an environment in which it is valuable to form a good, but relatively thin, electrical insulator between two, conductively-doped semiconductor layers (e.g., to thereby form an inter-poly or inter-gates insulator); -
FIG. 2 is a cross sectional schematic diagram showing how a conventional ONO structure is formed to serve as an inter-poly insulator between stacked gates of a nonvolatile memory device; -
FIG. 3A is a cross sectional schematic diagram showing a first step (poly-1 deposition) in an IGI fabrication method in accordance with the present disclosure; -
FIG. 3B is a cross sectional schematic diagram showing a second step (nitridation) in a continuation of the fabrication method introduced byFIG. 3A ; -
FIG. 3C is a cross sectional schematic diagram showing a third step (precise Si deposition) in a continuation of the fabrication method ofFIG. 3B ; -
FIG. 3D is a cross sectional schematic diagram showing a fourth step (beginning of oxidation of precisely deposited and intrinsic Si) in a continuation of the fabrication method ofFIG. 3C ; -
FIG. 3E is a cross sectional schematic diagram showing continuation of the oxidation begun by the step ofFIG. 3D ; -
FIG. 3F is a cross sectional schematic diagram showing an optional further continuation of the oxidation begun by the step ofFIG. 3D ; -
FIG. 3G is a cross sectional schematic diagram showing a fifth step (CVD deposition of SiN) in a continuation of the fabrication method ofFIGS. 3D-3F ; -
FIG. 3H is a cross sectional schematic diagram showing a set of further steps (CVD deposition of SiO and CVD deposition of CG) in a continuation of the fabrication method ofFIG. 3G ; -
FIG. 4A is a cross sectional schematic diagram showing an alternate sixth step (second precise deposition of intrinsic silicon) in a continuation of the fabrication method ofFIG. 3G ; -
FIG. 4B is a cross sectional schematic diagram showing an alternate further step (begin oxidation of second precisely deposited Si) in a continuation of the fabrication method ofFIG. 4A ; -
FIG. 4C is a cross sectional schematic diagram showing continuation of the oxidation begun by the step ofFIG. 4B ; -
FIG. 4D is a cross sectional schematic diagram showing an optional further continuation of the oxidation begun by the step ofFIG. 4B ; -
FIG. 4E is a cross sectional schematic diagram showing a yet further step (CVD deposition of doped poly-silicon) in a continuation of the fabrication method ofFIG. 4A ; and -
FIG. 4F is a cross sectional schematic diagram showing an alternate structure in which the step ofFIGS. 3C-3F have been replaced by CVD deposition of silicon oxide. -
FIG. 1 is a conceptual schematic diagram showing in cross section, anenvironment 100 in which it may be useful to form a good, but thin,electrical insulator 140 between two, conductively-doped semiconductor layers, 130 and 150. More specifically, the not-to-scale diagram ofFIG. 1 shows the structure of a stacked-gate memory cell. The cell 105 is integrally formed as part of a monolithically integrated circuit having acommon substrate 110. In one embodiment, thesubstrate 110 includes doped monocrystalline silicon. Spaced apart source (S) 111 and drain (D) 112 regions may be formed by implant of suitable doping about an oppositely doped,channel portion 115 of themonocrystalline silicon substrate 110. A relatively thin oxide layer (so-called tunnel oxide, or TOX) may be provided on the surface of thechannel portion 115. Typically, the TOX is thermally grown from the underlying,monocrystalline silicon 115. (The TOX may be thermally grown prior to threshold implant of dopants intochannel portion 115 and prior to the implant doping of the source and drain regions, 111-112. Doping is understood to include the provision of impurity atoms such as boron, arsenic or phosphorus into the semiconductor crystal structure to impart P-type or N-type conductivity to the doped semiconductor region.) - A first, electrically-
conductive gate electrode 130 is formed over theTOX layer 120, typically by chemical vapor deposition (CVD) of doped, polysilicon. A so-called, inter-poly or inter-gates insulator (IPI or IGI) 140 is formed over thefirst gate electrode 130. A second, electrically-conductive gate electrode 150 is formed over theIGI layer 140. Typically, thesecond gate electrode 150 is fabricated by CVD of doped polysilicon. - Patterning of the gate electrodes (130, 150) may occur before or after the source/drain doping implants. Typically, the source/drain doping implants occur after patterning so as to provide for self-alignment with the patterned gates. Post-patterning sidewalls of the first and/or second gate electrodes 130-150 as well as those of the
IGI layer 140 may be surrounded by additional insulative material (e.g., additional silicon dioxide) and/or may be embedded in shallow-trench isolation (STI) wells as may be appropriate. No specific top-view patterning is intended by the conceptual side view ofFIG. 1 . During device fabrication, electrical connections are typically made to the second gate electrode 150 (hereafter also, the control gate or CG), to the source region (S) 111, to the drain region (D) 112, and to the substrate (U) 110, but not to thefirst gate electrode 130. The insulation-surroundedfirst gate electrode 130 is commonly referred to as the floating gate (FG). - Those skilled in the art will appreciate that the floating gate (FG) 130 is typically used to nonvolatiley store trapped
charge 135. Thischarge 135 may be injected into theFG 130 or removed from theFG 130 by way of hot carrier injection or Fowler-Nordheim tunneling, usually with the injected/extracted moving or tunneling through the tunnel oxide (TOX) 120. When charge is being purposefully injected into theFG 130 or being removed from it, a relatively large, writing voltage (VGU) is typically established between the control gate (CG) 150 and the substrate (U) 110. Charge then tunnels or otherwise crosses through thethin TOX layer 120 in the desired direction to add to, or subtract from the amount of charge already present in the floating gate (FG) 130. - It is desirable to have precise control over the amount of charge being moved into or being removed from the
FG 130 during a write cycle because the amount of charge remaining in the FG after a write cycle will determine the memory state of the cell 105. More specifically, the state of the floating gate (FG) will be generally sensed by applying a cell-read voltage VGS-read between the control gate (CG) and the source region (S) 111 or another reference node. The magnitude of the cell-read voltage VGS-read will be pre-selected to cause a first magnitude of current, IDS (not shown) to flow between the drain (D) and source (S) regions of the cell when the floating gate (FG) is in a first programmed state (e.g., representing a binary 1) and to cause no or a different magnitude of IDS to flow when the floating gate (FG) is in another programmed state (e.g., representing a binary 0). The charged state of theFG 130 is not limited to just two distinct states. Some memory devices are designed to store multiple data bits per cell, where each of different amounts ofcharge 135 trapped within the FG represents a different one of the multi-bit patterns (e.g., 00, 01, 10 and 11). The above are just examples. The amount ofcharge 135 trapped within theFG 130 may alternatively represent an analog value. - The amount of charge moved into or out of the
FG 130 during a write cycle is often determined by a number of factors including the distribution and intensity of electric flux lines through theTOX 120 and the composition and physical dimensions of the TOX. The latter, electric flux lines through the TOX are in their turn, often defined by the voltages present on the control gate (CG) 150, the drain (D) 112, the source (S) 111, and the substrate (U) 110 regions of the memory cell 105. The electric flux lines (not shown) are further defined by the composition and physical dimensions of the IPI/IGI layer 140. More specifically, those skilled in the art will appreciate that electric field intensity in the dielectric insulator or insulators of the IPI/IGI layer 140 will usually be a function of voltage gradient (V) across each of the insulators in the IGI, where the voltages are divided by the respective dielectric thickness (d) and multiplied by the respective dielectric constant (k) of the insulators. This may be roughly expressed as E=kV/d. (In actual practice, a more detailed analysis is often conducted using Maxwell's equations. There is no need to delve into such details here.) - It may be understood from the above that mass production fabrication of a multi-gate cells such as 105 shown in
FIG. 1 will often call for precise control over the respective dielectric thicknesses (d) and the respective dielectric constants (k) of the various insulators which are provided around theFG 130. Precision is desired so that same results will occur in one device and the next for a given control gate voltage (VCG) in combination with other voltages and further factors (e.g., temperature). In order to get such consistent results in mass produced devices, it is important to maintain consistency with respect to the dimensions and compositions of the insulators that that form theIGI layer 140 and theTOX 120. Stated otherwise, consistently same capacitive coupling should occur from one mass produced device to the next between the CG, the FG, the source (S), the drain (D) and the substrate (U). - Persons skilled in the art will appreciate that most insulators are not perfect. A small amount of leakage current can undesirably flow through them. They can undergo high voltage breakdown. Contaminating chemicals can pass through pinhole or other defects in the insulators. The inter-gates insulator layer (IGI) 140 is particularly prone to problems with leakage current because, unlike the
TOX layer 120, theIGI 140 is generally sandwiched between two layers of doped polysilicon: theCG 150 and theFG 130. Artisans have learned that theIGI 140 will not be very good if it made through brute-force oxidation of doped polysilicon in theFG layer 130. Practitioners in the art have developed a so-called ONO solution. - The conventional ONO solution is illustrated in the cross sectional view (not-to-scale) of
FIG. 2 . After TOX (220) is grown to a first thickness (Z1) and the doped polysilicon material for the floating gate (FG) 230 is deposited, three insulative layers are deposited in sequence by means of CVD. The three insulative layers are respectively composed of silicon-Oxide (242, having thickness Z2), silicon-Nitride (244, having thickness Z3) and silicon-Oxide (246, having thickness Z4); hence the ONO acronym (240). The material for the control gate (CG) 250 is then deposited (typically it is doped polysilicon) on top of theONO structure 240. Because stoichiometric silicon-nitride (Si3N4) generally has a greater dielectric constant (k) than does silicon dioxide (SiO2) or other silicon oxides (SixOy), the higher dielectric constant of the silicon-Nitride layer 244 in theONO stack 240 lets cell designers use lower gate voltages (VGS-read, VGU-write) than would otherwise be necessary for an equal thickness (Z2+Z3+Z4) of insulator material made of only silicon-oxide. It is desirable to keep gate voltages relatively small. Thus the ONO solution has become very popular. - Despite improvements with vapor deposition techniques, the ONO approach still suffers from the presence of leakage current 137 (ILEAK) between the FG (130, 230) and the CG (150, 250). Precise control of ONO thickness (Z2+Z3+Z4) and material quality within the
ONO stack 240 remains a problem. - One improvement over the conventional ONO structure 240 (
FIG. 2 ) is disclosed in our above-cited U.S. patent application Ser. No. 10/071,689 (“Floating Gate Nitridation”). Briefly, a small amount of nitrogen (e.g., about 1%-20% atomic) is introduced into the top surface of the doped-polysilicon FG layer after that layer is deposited. The nitridated layer is subjected to a high temperature oxygen-containing atmosphere. Silicon atoms in the nitridated layer are scavenged by the hot oxygen-containing atmosphere to form a thermally-grown, silicon oxide. The increased concentration of nitrogen in the silicon-scavenged area stops the oxidation front from moving deeper into the FG layer. A higher quality of silicon oxide may be formed atop the nitridated FG layer by this thermally-growth technique. The technique provides a NONO insulator structure with enhanced insulative properties. Room for yet further improvement is available. -
FIG. 3A is a cross sectional schematic diagram showing a first step 301 (Poly-1 deposition) in an IGI fabrication method in accordance with the present disclosure. Briefly, afterTOX layer 320 is thermally-grown to thickness Z1′, a dopedpolysilicon layer 330 is deposited to thickness Z5. In one embodiment, thickness Z5 is in the range of about 1000 Å to about 2000 Å. TOX thickness Z1′ is in the range of about 10 Å to about 100 Å, and in a more specific set of embodiments, Z1′ is in the range of about 30 Å to about 50 Å. The source and drainregions channel region 315 of the monocrystalline silicon substrate, 310. -
FIG. 3B is a cross sectional schematic diagram showing a second step 302 (nitridation) in a continuation of the fabrication method introduced byFIG. 3A . Anitrogen implant 392 and/or other means are used to introduce nitrogen atoms intotop region 335 of the dopedpolysilicon layer 330. This forms an SixNy composition inregion 335 to a depth Z7 below the surface, where y is sufficiently large to provide a concentration of at least 1% atomic nitrogen, and better yet, at least about 5% atomic nitrogen, and more preferably, at least about 10% atomic nitrogen. Various techniques can be used to form an oxidation-stopping gradient wherein nitrogen concentration inregion 335 rises to as high as about 20% to 30% atomic nitrogen. Nitridation by way of ion implant may include the application to FG layer 330 (FIG. 3A ) of a dose of 1013 to 1015 atoms/cm2 or higher of nitrogen at energies in the range 1 KeV to about 30 KeV to form a homogenous or graded SixNy composition inregion 335 to the Z7 depth. Z7 can be as little as about 10 Å and should be no more than about 30 Å. The ion implant may be followed by a thermal anneal in an inert atmosphere at 850° C. to about 1000° C. for about 10 to 60 seconds. A Z7 thickness of as little as about 5 Å may be obtained if alternate nitridation techniques are used such as DPN (Decoupled Plasma Nitridation) or RPN (Remote Plasma Nitridation) are used. A combination of ion implant and DPN or RPN may be used, followed by optional thermal anneal, to provide a nitrogen concentration gradient where nitrogen density increases moving deeper down the Z7 depth. The relatively high concentration of nitrogen will be used to slow down or stop a descending oxidation front (342 inFIG. 3D ) as will be seen below. - While
FIG. 3B shows thesurface layer 335 as having just a SixNy composition, it is within the contemplation of the disclosure to incorporate other atoms within this region including an oxygen gradient whose oxygen density decreases moving deeper down the Z7 depth while at the same time nitrogen concentration increases when moving deeper down the Z7 depth. The oxygen atoms may be ion implanted or otherwise introduced intosurface region 335 together with nitrogen atoms. The top ofsurface region 335 may be treated to enhance surface chemisorption in a subsequent ALD step 303 (FIG. 3C ). - Referring to
FIG. 3C , in anext step 303, a layer ofintrinsic silicon 341 is deposited to a thickness Z8 on top of thenitridated region 335′. Deposition thickness Z8 can be as small as about 15 Å to about 50 Å. It can also be thicker if desired. In one embodiment, Atomic Layer Deposition (ALD) is used to form the 15 Å-50 Å thickness of the essentially dopant-free,silicon layer 341. Other precision forms ofdeposition 393 of the intrinsic silicon may be alternatively used. Those skilled in the art will appreciate that ALD is related to CVD (chemical vapor deposition) except that only one reactant at a time is pulse-supplied through the deposition chamber. A first of the pulse-supplied reactants (e.g., dichlorosilane SiH2Cl2) adheres to the substrate surface as a chemisorbed monolayer. The second pulse-supplied reactant (e.g., monosilane SiH4) is provided to react with the chemisorbed monolayer of the first reactant to thereby form a monolayer of the desired reaction product (e.g., silicon). The process of pulse-supplying the first reactant and then the second is repeated N times until a product layer that is N monolayers thick is formed. The thickness of an ALD-defined layer such as 341 can be digitally controlled by the setting of the deposition repetition factor N. Thus, the thickness Z8 of ALD-definedlayer 341 can be precisely controlled. - Referring to
FIG. 3D , in anext step 304, an oxygen-containingatmosphere 394 is supplied to the top surface oflayer 341 at an appropriate oxidizing temperature, such as about 750° C. to about 850° C. The hot oxygen-containingatmosphere 394 converts the exposed, intrinsic Si 341 (FIG. 3C ) into thermally-grownSiO 2 343.FIG. 3D shows theoxidation front 342 as having advanced only partially down intooriginal layer 341 thereby still leaving some intrinsic Si inregion 341′. The thickness, Z8′ of the remaining intrinsic-Si 341′ is less than the original thickness Z8 ofFIG. 3C . Total thickness Z9 of the partially oxidized silicon is greater than Z8 though, because the thickness of thermally-grown oxide is typically twice that of the original silicon material. - Referring to
FIG. 3E , in anext state 305, the oxygen-containingatmosphere 394′ continues to be supplied to the top surface of oxidizinglayer 343′. Thickness Z9′ is about twice that of original thickness Z8 of the original, intrinsic silicon layer 341 (FIG. 3C ). When theoxidation front 342′ reaches thenitridated region 335′, the rate of oxidation slows substantially because silicon nitride acts as a retardant to further oxidation. The degree of retardation will depend on the concentration of nitrogen atoms present as theoxidation front 342′ descends down thickness Z7 and continues to bind oxygen to available silicon atoms. - Referring to
FIG. 3F , in an optionalnext state 306, the oxygen-containingatmosphere 394″ has continued to be supplied to the top surface of oxidizedupper layer 343″. Some of the silicon atoms that were in the SixNy layer 335′ of state 305 (FIG. 3E ) have been scavenged by the oxidizing process to form a thermally-grown, SiwOv layer 344 where the w/v ratio may be greater than 1/2.Underlying region 335″ has an increased nitrogen concentration and acts as an oxidation stop. The thickness Z10 of the thermally-grown, SiwOv layer 344 may vary and may be in the range of, for example, 0-10 Å. Of importance, during the time thatregion 335″ acts as an oxidation stop and the oxygen-containingatmosphere 394″ continues to be supplied to the top surface of oxidizedlayer 343″ at an appropriate oxidizing temperature (e.g., about 750° C.-850° C.), the stoichiometric bonding of oxygen atoms to silicon atoms in dopant-free region 343″ continues to become more perfected and as a result, more high quality SiO2 material is provided inregion 343″.Region 343″ therefore becomes a high quality insulating region of precise thickness, particularly because it is essentially free of dopants (P or N type) and because it is thermally-grown and because the thickness of its precursor silicon material (341 ofFIG. 3C ) was precisely defined by ALD deposition or another, alike precision deposition method. Although ALD is disclosed as a precision deposition method, it is within the contemplation of the disclosure that less precise deposition methods such as CVD may be used to provide theintrinsic silicon 341 on top ofnitridated region 335′ (FIG. 3C ). - Referring to
FIG. 3G , in anext step 307, a silicon nitride layer 345 (e.g., Si3N4) is deposited (by CVD, ALD or otherwise) to a thickness Z11 on top of the thermally-grown SiO2 layer 343″. Typically Z11 will be in the range of about 50 Å to about 100 Å. It is within the contemplation of the disclosure to alternatively use other high-K dielectrics in place of Six′Ny′ inlayer 345. The good insulative quality of the thermally-grown, SiO2 layer 343″ reduces the leakage current demands on the overlying, higher-K dielectric layer 345. Examples of alternative higher-K dielectric materials include SiON. The SiON could be alternatively formed by nitridating the top surface oflayer 343″ and thereby reducing thickness parameter Z9″. - Referring to
FIG. 3H , in anext step 308, a silicon oxide layer 346 (Six″Oy″) is deposited (by CVD, ALD or otherwise) to a thickness Z13 on top of the higher-K dielectric layer 345 (e.g., Six′Ny′). This is followed in asubsequent step 309 by deposition (via CVD or otherwise) to a thickness Z15, of the polycrystalline silicon material that will define the conductively doped,CG layer 350. The conductivity-defining dopants oflayer 350 may be introduced during the deposition of the polycrystalline silicon material ofCG layer 350 and/or afterwards by ion implant. -
FIG. 3H illustrates the completed,multigate structure 360 in which two, conductively doped, polysilicon gate electrodes, 330′ (FG) and 350 (CG) are insulated from each other by aNONO structure 340 that includes at least one, thermally-grown SiO2 layer 343″ that is essentially free of dopants. This thermally-grown SiO2 layer 343″ provides enhanced protection against leakage currents. The illustratedNONO structure 340 also includes the nitridatedlower region 335″, the CVD-Six′Ny′,layer 345 and the CVD-Six″Oy″ layer 346. The thermally-generated, SiwOv layer 344 is optional. - Referring to
FIG. 4A , an alternate process path is shown in cross section following the vapor deposition of silicon nitride layer 345 (e.g., Si3N4) inFIG. 3G . The concentration of nitrogen atoms at the top surface of the Six′Ny′ layer 345 ofFIG. 4A may be substantially the same as that deeper in the layer, or, iflayer 345 is not completely stoichiometric silicon nitride (not all Si3N4) then the concentration of nitrogen atoms at the top surface may be augmented with further nitridation via ion implant, DPN (Decoupled Plasma Nitridation) or RPN (Remote Plasma Nitridation) so that concentration of nitrogen withinregion 345′ is at least about 5% atomic nitrogen, and more preferably, at least about 10% atomic nitrogen. Various techniques can be used to form an oxidation-stopping gradient wherein nitrogen concentration inregion 345′ rises to as high as about 20% to 30% atomic nitrogen. - In
subsequent step 407, a layer ofintrinsic silicon 446 is deposited to a thickness Z12 on top of the nitrogen-containingregion 345′. Deposition thickness Z12 can be as small as about 15 Å to about 50 Å. It can also be thicker if desired. In one embodiment, Atomic Layer Deposition (ALD) is used to form the 15 Å-50 Å thickness of the essentially dopant-free,silicon layer 446. Other precision forms ofdeposition 496 of the intrinsic silicon may be alternatively used. - Referring to
FIG. 4B , in anext step 408, an oxygen-containingatmosphere 497 is supplied to the top surface oflayer 446 at an appropriate oxidizing temperature, such as about 750° C. to about 850° C. The hot oxygen-containingatmosphere 497 converts the exposed, intrinsic Si 446 (FIG. 4A ) into thermally-grownSiO 2 443.FIG. 4B shows theoxidation front 442 as having advanced only partially down intooriginal layer 446 thereby still leaving some intrinsic Si inregion 446′. The thickness, Z12′ of the remaining intrinsic-Si 446′ is less than the original thickness Z12 ofFIG. 4A . Total thickness Z14 of the partially oxidized silicon is greater than Z12 though, because the thickness of thermally-grown oxide is typically twice that of the original silicon material. - Referring to
FIG. 4C , in anext state 409 of theoxidation process 408 started inFIG. 4B , the oxygen-containingatmosphere 497′ continues to be supplied to the top surface of oxidizinglayer 443′. Thickness Z14′ is about twice that of original thickness Z12 of the original, intrinsic silicon layer 446 (FIG. 4A ). When theoxidation front 442′ reaches the nitrogen-containingregion 345′, the rate of oxidation slows substantially because silicon nitride acts as a retardant to further oxidation. The degree of retardation will depend on the concentration of nitrogen atoms present as theoxidation front 442′ descends down thickness Z11 of the silicon nitride layer and continues to bind oxygen to available silicon atoms. - Referring to
FIG. 4D , in an optionalnext state 410 of theoxidation process 408 started inFIG. 4B , the oxygen-containingatmosphere 497″ has continued to be supplied to the top surface of oxidizedupper layer 443″. Some of the silicon atoms that were in the SixNy layer 435′ of state 409 (FIG. 4C ) have been scavenged by the oxidizing process to form a thermally-grown, SiwOv layer 444 where the w/v ratio may be greater than 1/2.Underlying region 345″ has an increased nitrogen concentration due to the silicon scavenging and acts as an oxidation stop. The thickness Z16 of the thermally-grown, SiwOv layer 444 may vary and may be in the range of, for example, 0-10 Å, or more specifically if present, about 5 Å to about 10 Å. Of importance, during the time thatregion 345″ acts as an oxidation stop and the oxygen-containingatmosphere 497″ continues to be supplied to the top surface of oxidizedlayer 443″, this being done at an appropriate oxidizing temperature (e.g., about 750° C.-850° C.), the stoichiometric bonding of oxygen atoms to silicon atoms in dopant-free region 443″ continues to become more perfected and as a result, more high quality SiO2 material is provided inregion 443″.Region 443″ therefore becomes a high quality insulating region of precise thickness, particularly because it is essentially free of dopants (P or N type) and because it is thermally-grown and because the thickness of its precursor silicon material (446 ofFIG. 4A ) was precisely defined byALD deposition 496 or another, alike precision deposition method. Although ALD is disclosed as a precision deposition method, it is within the contemplation of the disclosure that other deposition methods such as CVD (even if they may be less precise) may be used to provide theintrinsic silicon 446 on top of nitrogen-containingregion 345′ (FIG. 4A ). - Referring to
FIG. 4E , in asubsequent step 411, the polycrystalline silicon material that will define the conductively doped,CG layer 450 is provided (e.g., via CVD or otherwise) to a thickness Z15′. The conductivity-defining dopants oflayer 450 may be introduced during the deposition of the polycrystalline silicon material ofCG layer 450 and/or afterwards by ion implant. -
FIG. 4E illustrates the completed,multigate structure 460 in which two, conductively doped, polysilicon gate electrodes, 330′ (FG) and 450 (CG) are insulated from each other by aNONO structure 440 that includes at least two, thermally-grown SiO2 layers, 343″ and 443″, that are each essentially free of dopants. These thermally-grown SiO2 layers, 343″ and 443″, provide enhanced protection against leakage currents. The illustratedNONO structure 440 also includes the nitridatedlower region 335″, and the CVD-Siz′-Ny′ layer 345″. The thermally-generated, SiwOv layer 444 is optional. - Referring to
FIG. 4F , analternate structure 470 is shown wherein the process steps ofFIGS. 3B-3F have been replaced by CVD deposition of silicon oxide to thereby providelayer 447 sandwiched between theFG electrode 330″ and the SizNy layer 345″. Source anddrain regions 411′ and 412′ where implanted after patterning of theFG electrode 330″. CVD-SiO layer 447 provides sidewall and top insulation for theFG electrode 330″. The overlyingparts 345′″-443″ may be bracketed within a shallow-trench isolation well (having HDP-oxide sidewalls, not shown). The resultingONO structure 440′ within the isolation well includes the thermally-grown and intrinsic,silicon dioxide layer 443″.Layer 443″ has high quality SiO2 and therefore reduces charge leakage between the floating gate (FG) 330″ and the control gate (CG) 450″.Portion 451″ is an extension of the control gate which is spaced higher up than Z14 and therefore does not affect electric field concentration near thechannel 415′ nearly as much as does the descended part of thecontrol gate 450″ (the part immediately above SiO2 thickness Z14). - The present disclosure is to be taken as illustrative rather than as limiting the scope, nature, or spirit of the subject matter claimed below. Numerous modifications and variations will become apparent to those skilled in the art after studying the disclosure, including use of equivalent functional and/or structural substitutes for elements described herein, use of equivalent functional couplings for couplings described herein, and/or use of equivalent functional steps for steps described herein. Such insubstantial variations are to be considered within the scope of what is contemplated here. Moreover, if plural examples are given for specific means, or steps, and extrapolation between and/or beyond such given examples is obvious in view of the present disclosure, then the disclosure is to be deemed as effectively disclosing and thus covering at least such extrapolations.
- 2c. Cross Reference to Related Other Publications
- The following publications are cited here for purposes of reference and their disclosures are incorporated by reference:
-
- A) U.S. published application No. 2003/0082300 A1 published May 1, 2003, entitled “Improved Process for Deposition of Semiconductor Films”, and naming as inventors: Todd et al.
- (B) U.S. published application No. 2003/0166318 A1 published Sep. 4, 2003, entitled “Atomic Layer Deposition of Capacitor Dielectric”, and naming as inventors: Zheng et al.
2d. Reservation of Extra-Patent Rights, Resolution of Conflicts, and Interpretation of Terms
- After this disclosure is lawfully published, the owner of the present patent application has no objection to the reproduction by others of textual and graphic materials contained herein provided such reproduction is for the limited purpose of understanding the present disclosure of invention and of thereby promoting the useful arts and sciences. The owner does not however disclaim any other rights that may be lawfully associated with the disclosed materials, including but not limited to, copyrights in any computer program listings or art works or other works provided herein, and to trademark or trade dress rights that may be associated with coined terms or art works provided herein and to other otherwise-protectable subject matter included herein or otherwise derivable herefrom.
- If any disclosures are incorporated herein by reference and such incorporated disclosures conflict in part or whole with the present disclosure, then to the extent of conflict, and/or broader disclosure, and/or broader definition of terms, the present disclosure controls. If such incorporated disclosures conflict in part or whole with one another, then to the extent of conflict, the later-dated disclosure controls.
- Unless expressly stated otherwise herein, ordinary terms have their corresponding ordinary meanings within the respective contexts of their presentations, and ordinary terms of art have their corresponding regular meanings within the relevant technical arts and within the respective contexts of their presentations herein.
- Given the above disclosure of general concepts and specific embodiments, the scope of protection sought is to be defined by the claims appended hereto. The issued claims are not to be taken as limiting Applicant's right to claim disclosed, but not yet literally claimed subject matter by way of one or more further applications including those filed pursuant to 35 U.S.C. §120 and/or 35 U.S.C. §251.
Claims (29)
1. (canceled)
2. (canceled)
3. (canceled)
4. (canceled)
5. (canceled)
6. (canceled)
7. (canceled)
8. (canceled)
9. (canceled)
10. (canceled)
11. (canceled)
12. (canceled)
13. (canceled)
14. (canceled)
15. (canceled)
16. (canceled)
17. (canceled)
18. (canceled)
19. (canceled)
20. (canceled)
21. (canceled)
22. A method of forming insulation comprising:
(a) defining an oxidation stop layer in a top portion of a first conductively-doped semiconductor layer;
(b) providing an essentially undoped semiconductor layer on the first conductively-doped semiconductor layer and above the first oxidation stop layer;
(c) oxidizing the essentially undoped semiconductor layer so as to thereby create a corresponding, essentially undoped and thermally-grown, first oxide sublayer over the first conductively-doped semiconductor layer; and
(d) disposing a second conductively-doped semiconductor layer above the first oxide sublayer so that the first oxide sublayer provides electrical insulation between the first and second conductively-doped semiconductor layers.
23. The insulation forming method of claim 22 wherein:
(a.1) said defining of the oxidation stop layer includes introducing nitrogen into the top portion of a first conductively-doped semiconductor layer.
24. The insulation forming method of claim 23 wherein:
(a.1a) said introducing of the nitrogen into the top portion includes causing the introduced nitrogen to exhibit a concentration gradient.
25. The insulation forming method of claim 22 wherein:
(a.1) said defining of the oxidation stop layer includes defining an adhesion surface on the top portion of a first conductively-doped semiconductor layer for adhering to the essentially undoped semiconductor layer.
26. A method of providing a high quality silicon dioxide layer atop a first conductively-doped semiconductor layer, the method comprising:
(a) introducing nitrogen into the first conductively-doped semiconductor layer through a top portion of the first conductively-doped semiconductor layer;
(b) adhering an essentially undoped silicon layer to the top portion of the first conductively-doped semiconductor layer;
(c) thermally oxidizing the adhered and essentially undoped silicon layer at least until a corresponding oxidation front of said thermal oxidizing step reaches the nitrogen introduced into the first conductively-doped semiconductor layer; and
(d) continuing said thermal oxidizing step beyond when the corresponding oxidation front reaches the introduced nitrogen.
27. The providing method of claim 26 and further comprising:
(e) disposing a second conductively-doped semiconductor layer above the thermally oxidized and essentially undoped silicon layer.
28. The providing method of claim 27 and further comprising:
(f) interposing a silicon nitride layer between the thermally oxidized and essentially undoped silicon layer and the second conductively-doped semiconductor layer.
29. The providing method of claim 28 and further comprising:
(g) interposing a silicon oxide layer between the silicon nitride layer and the second conductively-doped semiconductor layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/801,301 US20070264776A1 (en) | 2003-11-19 | 2007-05-08 | Precision creation of inter-gates insulator |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/718,008 US7229880B2 (en) | 2003-11-19 | 2003-11-19 | Precision creation of inter-gates insulator |
US11/801,301 US20070264776A1 (en) | 2003-11-19 | 2007-05-08 | Precision creation of inter-gates insulator |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/718,008 Continuation US7229880B2 (en) | 2003-11-19 | 2003-11-19 | Precision creation of inter-gates insulator |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070264776A1 true US20070264776A1 (en) | 2007-11-15 |
Family
ID=34574634
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/718,008 Active 2024-06-11 US7229880B2 (en) | 2003-11-19 | 2003-11-19 | Precision creation of inter-gates insulator |
US11/801,301 Abandoned US20070264776A1 (en) | 2003-11-19 | 2007-05-08 | Precision creation of inter-gates insulator |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/718,008 Active 2024-06-11 US7229880B2 (en) | 2003-11-19 | 2003-11-19 | Precision creation of inter-gates insulator |
Country Status (2)
Country | Link |
---|---|
US (2) | US7229880B2 (en) |
TW (1) | TWI259581B (en) |
Cited By (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080116505A1 (en) * | 2006-11-20 | 2008-05-22 | Shih Wei Wang | Non-volatile memory cells formed in back-end-of line processes |
US20090035927A1 (en) * | 2007-07-30 | 2009-02-05 | Applied Materials, Inc. | Method of forming dielectric layers on a substrate and apparatus therefor |
US20130109162A1 (en) * | 2011-09-20 | 2013-05-02 | Applied Materials, Inc. | Surface stabilization process to reduce dopant diffusion |
US20130178027A1 (en) * | 2012-01-04 | 2013-07-11 | Freescale Semiconductor, Inc. | Non-volatile memory (nvm) and logic integration |
US20130207225A1 (en) * | 2012-02-09 | 2013-08-15 | Micron Technology, Inc. | Memory cell profiles |
US8658497B2 (en) | 2012-01-04 | 2014-02-25 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and logic integration |
US8716781B2 (en) | 2012-04-09 | 2014-05-06 | Freescale Semiconductor, Inc. | Logic transistor and non-volatile memory cell integration |
US8716089B1 (en) | 2013-03-08 | 2014-05-06 | Freescale Semiconductor, Inc. | Integrating formation of a replacement gate transistor and a non-volatile memory cell having thin film storage |
US8728886B2 (en) | 2012-06-08 | 2014-05-20 | Freescale Semiconductor, Inc. | Integrating formation of a replacement gate transistor and a non-volatile memory cell using a high-k dielectric |
US8741719B1 (en) | 2013-03-08 | 2014-06-03 | Freescale Semiconductor, Inc. | Integrating formation of a logic transistor and a non-volatile memory cell using a partial replacement gate technique |
US8871598B1 (en) | 2013-07-31 | 2014-10-28 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high-k and metal gate integration using gate-first methodology |
US8877585B1 (en) | 2013-08-16 | 2014-11-04 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) cell, high voltage transistor, and high-K and metal gate transistor integration |
US8877568B2 (en) | 2010-10-29 | 2014-11-04 | Freescale Semiconductor, Inc. | Methods of making logic transistors and non-volatile memory cells |
US8901632B1 (en) | 2013-09-30 | 2014-12-02 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high-K and metal gate integration using gate-last methodology |
US8906764B2 (en) | 2012-01-04 | 2014-12-09 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and logic integration |
US8932925B1 (en) | 2013-08-22 | 2015-01-13 | Freescale Semiconductor, Inc. | Split-gate non-volatile memory (NVM) cell and device structure integration |
US8951863B2 (en) | 2012-04-06 | 2015-02-10 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and logic integration |
US9006093B2 (en) | 2013-06-27 | 2015-04-14 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high voltage transistor integration |
US9082837B2 (en) | 2013-08-08 | 2015-07-14 | Freescale Semiconductor, Inc. | Nonvolatile memory bitcell with inlaid high k metal select gate |
US9082650B2 (en) | 2013-08-21 | 2015-07-14 | Freescale Semiconductor, Inc. | Integrated split gate non-volatile memory cell and logic structure |
US9087913B2 (en) | 2012-04-09 | 2015-07-21 | Freescale Semiconductor, Inc. | Integration technique using thermal oxide select gate dielectric for select gate and apartial replacement gate for logic |
US9112056B1 (en) | 2014-03-28 | 2015-08-18 | Freescale Semiconductor, Inc. | Method for forming a split-gate device |
US9111865B2 (en) | 2012-10-26 | 2015-08-18 | Freescale Semiconductor, Inc. | Method of making a logic transistor and a non-volatile memory (NVM) cell |
US9129996B2 (en) | 2013-07-31 | 2015-09-08 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) cell and high-K and metal gate transistor integration |
US9129855B2 (en) | 2013-09-30 | 2015-09-08 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high-k and metal gate integration using gate-first methodology |
US9136129B2 (en) | 2013-09-30 | 2015-09-15 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high-k and metal gate integration using gate-last methodology |
US9231077B2 (en) | 2014-03-03 | 2016-01-05 | Freescale Semiconductor, Inc. | Method of making a logic transistor and non-volatile memory (NVM) cell |
US9252246B2 (en) | 2013-08-21 | 2016-02-02 | Freescale Semiconductor, Inc. | Integrated split gate non-volatile memory cell and logic device |
US9252152B2 (en) | 2014-03-28 | 2016-02-02 | Freescale Semiconductor, Inc. | Method for forming a split-gate device |
US9257445B2 (en) | 2014-05-30 | 2016-02-09 | Freescale Semiconductor, Inc. | Method of making a split gate non-volatile memory (NVM) cell and a logic transistor |
US9275864B2 (en) | 2013-08-22 | 2016-03-01 | Freescale Semiconductor,Inc. | Method to form a polysilicon nanocrystal thin film storage bitcell within a high k metal gate platform technology using a gate last process to form transistor gates |
US9343314B2 (en) | 2014-05-30 | 2016-05-17 | Freescale Semiconductor, Inc. | Split gate nanocrystal memory integration |
US9379222B2 (en) | 2014-05-30 | 2016-06-28 | Freescale Semiconductor, Inc. | Method of making a split gate non-volatile memory (NVM) cell |
US9472418B2 (en) | 2014-03-28 | 2016-10-18 | Freescale Semiconductor, Inc. | Method for forming a split-gate device |
DE102019204503B3 (en) * | 2018-10-09 | 2020-03-26 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Integrated capacitor and method of making an integrated capacitor |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4296128B2 (en) * | 2004-06-23 | 2009-07-15 | 株式会社東芝 | Nonvolatile semiconductor memory device and manufacturing method thereof |
JP2007036025A (en) * | 2005-07-28 | 2007-02-08 | Nec Electronics Corp | Nonvolatile memory semiconductor device and its manufacturing method |
EP2063459A1 (en) * | 2007-11-22 | 2009-05-27 | Interuniversitair Microelektronica Centrum vzw | Interpoly dielectric for a non-volatile memory device with a metal or p-type control gate |
US20140015031A1 (en) * | 2012-07-12 | 2014-01-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Apparatus and Method for Memory Device |
TWI447849B (en) * | 2012-08-09 | 2014-08-01 | Winbond Electronics Corp | Trench isolation structure and method for manufacturing the same |
US9093534B2 (en) | 2013-07-29 | 2015-07-28 | International Business Machines Corporation | Dielectric filler fins for planar topography in gate level |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6346448B1 (en) * | 1999-08-24 | 2002-02-12 | Nec Corporation | Method of manufacturing a semiconductor device |
US6362065B1 (en) * | 2001-02-26 | 2002-03-26 | Texas Instruments Incorporated | Blocking of boron diffusion through the emitter-emitter poly interface in PNP HBTs through use of a SiC layer at the top of the emitter epi layer |
US6566205B1 (en) * | 2002-01-11 | 2003-05-20 | Taiwan Semiconductor Manufacturing Company | Method to neutralize fixed charges in high K dielectric |
US20030100153A1 (en) * | 2001-11-27 | 2003-05-29 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing a semiconductor memory, and method of manufacturing a semiconductor device comprising the semiconductor memory |
US20030099131A1 (en) * | 2001-05-07 | 2003-05-29 | Till Schloesser | Semiconductor memory cell and semiconductor component as well as manufacturing methods therefore |
US6649542B2 (en) * | 1997-04-25 | 2003-11-18 | Nippon Steel Corporation | Multi-level type nonvolatile semiconductor memory device |
US6657249B2 (en) * | 2002-01-08 | 2003-12-02 | Mitsubishi Denki Kabushiki Kaisha | Nonvolatile semiconductor memory device with peripheral circuit part comprising at least one of two transistors having lower conductive layer same perpendicular structure as a floating gate |
US6661065B2 (en) * | 2000-09-01 | 2003-12-09 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and SOI substrate |
US20040094793A1 (en) * | 2002-11-15 | 2004-05-20 | Mitsuhiro Noguchi | Semiconductor memory device |
US6812515B2 (en) * | 2001-11-26 | 2004-11-02 | Hynix Semiconductor, Inc. | Polysilicon layers structure and method of forming same |
US20050040401A1 (en) * | 1999-02-23 | 2005-02-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and fabrication method thereof |
US20050074982A1 (en) * | 2001-02-02 | 2005-04-07 | Samsung Electronics Co., Ltd. | Dielectric layer for semiconductor device and method of manufacturing the same |
-
2003
- 2003-11-19 US US10/718,008 patent/US7229880B2/en active Active
-
2004
- 2004-11-19 TW TW093135603A patent/TWI259581B/en not_active IP Right Cessation
-
2007
- 2007-05-08 US US11/801,301 patent/US20070264776A1/en not_active Abandoned
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6649542B2 (en) * | 1997-04-25 | 2003-11-18 | Nippon Steel Corporation | Multi-level type nonvolatile semiconductor memory device |
US20050040401A1 (en) * | 1999-02-23 | 2005-02-24 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and fabrication method thereof |
US6346448B1 (en) * | 1999-08-24 | 2002-02-12 | Nec Corporation | Method of manufacturing a semiconductor device |
US6661065B2 (en) * | 2000-09-01 | 2003-12-09 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device and SOI substrate |
US20050074982A1 (en) * | 2001-02-02 | 2005-04-07 | Samsung Electronics Co., Ltd. | Dielectric layer for semiconductor device and method of manufacturing the same |
US6362065B1 (en) * | 2001-02-26 | 2002-03-26 | Texas Instruments Incorporated | Blocking of boron diffusion through the emitter-emitter poly interface in PNP HBTs through use of a SiC layer at the top of the emitter epi layer |
US20030099131A1 (en) * | 2001-05-07 | 2003-05-29 | Till Schloesser | Semiconductor memory cell and semiconductor component as well as manufacturing methods therefore |
US6812515B2 (en) * | 2001-11-26 | 2004-11-02 | Hynix Semiconductor, Inc. | Polysilicon layers structure and method of forming same |
US20030100153A1 (en) * | 2001-11-27 | 2003-05-29 | Mitsubishi Denki Kabushiki Kaisha | Method of manufacturing a semiconductor memory, and method of manufacturing a semiconductor device comprising the semiconductor memory |
US6657249B2 (en) * | 2002-01-08 | 2003-12-02 | Mitsubishi Denki Kabushiki Kaisha | Nonvolatile semiconductor memory device with peripheral circuit part comprising at least one of two transistors having lower conductive layer same perpendicular structure as a floating gate |
US6566205B1 (en) * | 2002-01-11 | 2003-05-20 | Taiwan Semiconductor Manufacturing Company | Method to neutralize fixed charges in high K dielectric |
US20040094793A1 (en) * | 2002-11-15 | 2004-05-20 | Mitsuhiro Noguchi | Semiconductor memory device |
Cited By (47)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080116505A1 (en) * | 2006-11-20 | 2008-05-22 | Shih Wei Wang | Non-volatile memory cells formed in back-end-of line processes |
US7994564B2 (en) * | 2006-11-20 | 2011-08-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Non-volatile memory cells formed in back-end-of line processes |
US20110267897A1 (en) * | 2006-11-20 | 2011-11-03 | Taiwan Semiconductor Manufacturing Company Ltd. | Non-Volatile Memory Cells Formed in Back-End-of-Line Processes |
US8247293B2 (en) * | 2006-11-20 | 2012-08-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Non-volatile memory cells formed in back-end-of-line processes |
US20090035927A1 (en) * | 2007-07-30 | 2009-02-05 | Applied Materials, Inc. | Method of forming dielectric layers on a substrate and apparatus therefor |
US7910497B2 (en) * | 2007-07-30 | 2011-03-22 | Applied Materials, Inc. | Method of forming dielectric layers on a substrate and apparatus therefor |
US8877568B2 (en) | 2010-10-29 | 2014-11-04 | Freescale Semiconductor, Inc. | Methods of making logic transistors and non-volatile memory cells |
US20130109162A1 (en) * | 2011-09-20 | 2013-05-02 | Applied Materials, Inc. | Surface stabilization process to reduce dopant diffusion |
US9390930B2 (en) * | 2011-09-20 | 2016-07-12 | Applied Materials, Inc. | Surface stabilization process to reduce dopant diffusion |
TWI549163B (en) * | 2011-09-20 | 2016-09-11 | 應用材料股份有限公司 | Surface stabilization process to reduce dopant diffusion |
US8906764B2 (en) | 2012-01-04 | 2014-12-09 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and logic integration |
US8658497B2 (en) | 2012-01-04 | 2014-02-25 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and logic integration |
US8669158B2 (en) * | 2012-01-04 | 2014-03-11 | Mark D. Hall | Non-volatile memory (NVM) and logic integration |
US20130178027A1 (en) * | 2012-01-04 | 2013-07-11 | Freescale Semiconductor, Inc. | Non-volatile memory (nvm) and logic integration |
US20130207225A1 (en) * | 2012-02-09 | 2013-08-15 | Micron Technology, Inc. | Memory cell profiles |
US20160013204A1 (en) * | 2012-02-09 | 2016-01-14 | Micron Technology, Inc. | Memory cell profiles |
US8957495B2 (en) * | 2012-02-09 | 2015-02-17 | Micron Technology, Inc. | Memory cell profiles |
US9553103B2 (en) * | 2012-02-09 | 2017-01-24 | Micron Technology, Inc. | Memory cell profiles |
US8951863B2 (en) | 2012-04-06 | 2015-02-10 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and logic integration |
US8716781B2 (en) | 2012-04-09 | 2014-05-06 | Freescale Semiconductor, Inc. | Logic transistor and non-volatile memory cell integration |
US9087913B2 (en) | 2012-04-09 | 2015-07-21 | Freescale Semiconductor, Inc. | Integration technique using thermal oxide select gate dielectric for select gate and apartial replacement gate for logic |
US8722493B2 (en) | 2012-04-09 | 2014-05-13 | Freescale Semiconductor, Inc. | Logic transistor and non-volatile memory cell integration |
US8728886B2 (en) | 2012-06-08 | 2014-05-20 | Freescale Semiconductor, Inc. | Integrating formation of a replacement gate transistor and a non-volatile memory cell using a high-k dielectric |
US9111865B2 (en) | 2012-10-26 | 2015-08-18 | Freescale Semiconductor, Inc. | Method of making a logic transistor and a non-volatile memory (NVM) cell |
US8716089B1 (en) | 2013-03-08 | 2014-05-06 | Freescale Semiconductor, Inc. | Integrating formation of a replacement gate transistor and a non-volatile memory cell having thin film storage |
US8741719B1 (en) | 2013-03-08 | 2014-06-03 | Freescale Semiconductor, Inc. | Integrating formation of a logic transistor and a non-volatile memory cell using a partial replacement gate technique |
US9006093B2 (en) | 2013-06-27 | 2015-04-14 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high voltage transistor integration |
US8871598B1 (en) | 2013-07-31 | 2014-10-28 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high-k and metal gate integration using gate-first methodology |
US9129996B2 (en) | 2013-07-31 | 2015-09-08 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) cell and high-K and metal gate transistor integration |
US9082837B2 (en) | 2013-08-08 | 2015-07-14 | Freescale Semiconductor, Inc. | Nonvolatile memory bitcell with inlaid high k metal select gate |
US8877585B1 (en) | 2013-08-16 | 2014-11-04 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) cell, high voltage transistor, and high-K and metal gate transistor integration |
US9082650B2 (en) | 2013-08-21 | 2015-07-14 | Freescale Semiconductor, Inc. | Integrated split gate non-volatile memory cell and logic structure |
US9252246B2 (en) | 2013-08-21 | 2016-02-02 | Freescale Semiconductor, Inc. | Integrated split gate non-volatile memory cell and logic device |
US9275864B2 (en) | 2013-08-22 | 2016-03-01 | Freescale Semiconductor,Inc. | Method to form a polysilicon nanocrystal thin film storage bitcell within a high k metal gate platform technology using a gate last process to form transistor gates |
US8932925B1 (en) | 2013-08-22 | 2015-01-13 | Freescale Semiconductor, Inc. | Split-gate non-volatile memory (NVM) cell and device structure integration |
US9136129B2 (en) | 2013-09-30 | 2015-09-15 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high-k and metal gate integration using gate-last methodology |
US8901632B1 (en) | 2013-09-30 | 2014-12-02 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high-K and metal gate integration using gate-last methodology |
US9129855B2 (en) | 2013-09-30 | 2015-09-08 | Freescale Semiconductor, Inc. | Non-volatile memory (NVM) and high-k and metal gate integration using gate-first methodology |
US9231077B2 (en) | 2014-03-03 | 2016-01-05 | Freescale Semiconductor, Inc. | Method of making a logic transistor and non-volatile memory (NVM) cell |
US9112056B1 (en) | 2014-03-28 | 2015-08-18 | Freescale Semiconductor, Inc. | Method for forming a split-gate device |
US9252152B2 (en) | 2014-03-28 | 2016-02-02 | Freescale Semiconductor, Inc. | Method for forming a split-gate device |
US9472418B2 (en) | 2014-03-28 | 2016-10-18 | Freescale Semiconductor, Inc. | Method for forming a split-gate device |
US9257445B2 (en) | 2014-05-30 | 2016-02-09 | Freescale Semiconductor, Inc. | Method of making a split gate non-volatile memory (NVM) cell and a logic transistor |
US9379222B2 (en) | 2014-05-30 | 2016-06-28 | Freescale Semiconductor, Inc. | Method of making a split gate non-volatile memory (NVM) cell |
US9343314B2 (en) | 2014-05-30 | 2016-05-17 | Freescale Semiconductor, Inc. | Split gate nanocrystal memory integration |
DE102019204503B3 (en) * | 2018-10-09 | 2020-03-26 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Integrated capacitor and method of making an integrated capacitor |
US11742435B2 (en) | 2018-10-09 | 2023-08-29 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Integrated capacitor and method of producing an integrated capacitor |
Also Published As
Publication number | Publication date |
---|---|
US20050106793A1 (en) | 2005-05-19 |
US7229880B2 (en) | 2007-06-12 |
TWI259581B (en) | 2006-08-01 |
TW200525758A (en) | 2005-08-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7229880B2 (en) | Precision creation of inter-gates insulator | |
EP1265279B1 (en) | Method of fabricating a flash memory device | |
US6127227A (en) | Thin ONO thickness control and gradual gate oxidation suppression by b. N.su2 treatment in flash memory | |
US6933218B1 (en) | Low temperature nitridation of amorphous high-K metal-oxide in inter-gates insulator stack | |
US7297597B2 (en) | Method for simultaneously fabricating ONO-type memory cell, and gate dielectrics for associated high voltage write transistors and gate dielectrics for low voltage logic transistors by using ISSG | |
US7129136B2 (en) | Semiconductor memory device and manufacturing method thereof | |
US7001810B2 (en) | Floating gate nitridation | |
US7910429B2 (en) | Method of forming ONO-type sidewall with reduced bird's beak | |
US6891238B2 (en) | Semiconductor device and method of manufacturing the same | |
US20080029805A1 (en) | Semiconductor device and manufacturing method of the same | |
KR19990068059A (en) | Floating gate avalanche injection mos transistors with high k dielectric control gates | |
KR102078611B1 (en) | Memory transistor with multiple charge storing layers | |
US6143608A (en) | Barrier layer decreases nitrogen contamination of peripheral gate regions during tunnel oxide nitridation | |
EP0195902B1 (en) | Dual electron injection structure and process with self-limiting oxidation barrier | |
JP4358504B2 (en) | Method for manufacturing nonvolatile semiconductor memory device | |
US20060094257A1 (en) | Low thermal budget dielectric stack for SONOS nonvolatile memories | |
US6828201B1 (en) | Method of manufacturing a top insulating layer for a sonos-type device | |
JPH0992738A (en) | Semiconductor device and fabrication thereof | |
JPH02265279A (en) | Semiconductor device and manufacture thereof | |
KR100343137B1 (en) | Nonvolatile memory device and method for manufacturing the same | |
US20230268400A1 (en) | Method of manufacturing semiconductor device | |
KR100997781B1 (en) | Method of manufacturing EEPROM device | |
US20020072210A1 (en) | Method for forming liner layer in sin spacer | |
Ma et al. | High performance sub-0.25 μm devices using ultrathin oxide-nitride-oxide gate dielectric formed with low pressure oxidation and chemical vapor deposition | |
JPH05218444A (en) | Manufacture of semiconductor storage device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |