US20070297246A1 - Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling - Google Patents
Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling Download PDFInfo
- Publication number
- US20070297246A1 US20070297246A1 US11/851,913 US85191307A US2007297246A1 US 20070297246 A1 US20070297246 A1 US 20070297246A1 US 85191307 A US85191307 A US 85191307A US 2007297246 A1 US2007297246 A1 US 2007297246A1
- Authority
- US
- United States
- Prior art keywords
- floating gate
- applying
- memory device
- control gate
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 238000007667 floating Methods 0.000 title claims abstract description 133
- 239000004065 semiconductor Substances 0.000 title claims description 32
- 230000008878 coupling Effects 0.000 title description 4
- 238000010168 coupling process Methods 0.000 title description 4
- 238000005859 coupling reaction Methods 0.000 title description 4
- 238000009792 diffusion process Methods 0.000 claims abstract description 91
- 239000002019 doping agent Substances 0.000 claims description 25
- 238000000034 method Methods 0.000 claims description 19
- 239000012212 insulator Substances 0.000 claims description 14
- 239000004020 conductor Substances 0.000 claims description 10
- 239000000463 material Substances 0.000 claims description 9
- 125000006850 spacer group Chemical group 0.000 claims description 2
- 230000005641 tunneling Effects 0.000 claims description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims 2
- 230000003247 decreasing effect Effects 0.000 claims 1
- 235000012239 silicon dioxide Nutrition 0.000 claims 1
- 239000000377 silicon dioxide Substances 0.000 claims 1
- 230000015654 memory Effects 0.000 abstract description 101
- 238000002955 isolation Methods 0.000 description 14
- 239000000758 substrate Substances 0.000 description 13
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 11
- 229920005591 polysilicon Polymers 0.000 description 11
- 230000008569 process Effects 0.000 description 9
- 238000000926 separation method Methods 0.000 description 8
- 238000007599 discharging Methods 0.000 description 7
- 230000001808 coupling effect Effects 0.000 description 5
- 239000011810 insulating material Substances 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 4
- 230000005689 Fowler Nordheim tunneling Effects 0.000 description 3
- 230000007246 mechanism Effects 0.000 description 3
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 3
- 229910052721 tungsten Inorganic materials 0.000 description 3
- 239000010937 tungsten Substances 0.000 description 3
- 230000005684 electric field Effects 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000002784 hot electron Substances 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 230000003647 oxidation Effects 0.000 description 2
- 238000007254 oxidation reaction Methods 0.000 description 2
- PBZHKWVYRQRZQC-UHFFFAOYSA-N [Si+4].[O-][N+]([O-])=O.[O-][N+]([O-])=O.[O-][N+]([O-])=O.[O-][N+]([O-])=O Chemical compound [Si+4].[O-][N+]([O-])=O.[O-][N+]([O-])=O.[O-][N+]([O-])=O.[O-][N+]([O-])=O PBZHKWVYRQRZQC-UHFFFAOYSA-N 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000002800 charge carrier Substances 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- -1 for example Substances 0.000 description 1
- 230000006698 induction Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 238000010297 mechanical methods and process Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
- H01L29/7881—Programmable transistors with only two possible levels of programmation
- H01L29/7884—Programmable transistors with only two possible levels of programmation charging by hot carrier injection
- H01L29/7885—Hot carrier injection from the channel
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
Definitions
- the present invention relates to an electrically erasable and programmable read-only memory (EEPROM) and, more specifically, to Flash EEPROMs employing metal-oxide-semiconductor (MOS) floating gate structures.
- EEPROM electrically erasable and programmable read-only memory
- MOS metal-oxide-semiconductor
- Flash EEPROMs Electrically erasable and programmable non-volatile semiconductor devices, such Flash EEPROMs are well known in the art.
- One type of Flash EEPROM employs metal-oxide-semiconductor (MOS) floating gate devices.
- MOS metal-oxide-semiconductor
- the floating gate is generally placed above and between two regions (source and drain) spaced-apart from each other and separated from those regions by a thin insulating layer, such as a thin oxide layer.
- An overlying gate disposed above the floating gate provides capacitive coupling to the floating gate, allowing an electric field to be established across the thin insulating layer. Carriers from a channel region under the floating gate are tunneled through the thin insulating layer into the floating gate to charge the floating gate.
- One method applies ground potential to two regions and a high positive voltage to the overlying gate.
- the high positive voltage induces charge carriers, through the Fowler-Nordheim tunneling mechanism, on the floating gate to tunnel through an insulating layer that separates the overlying gate and the floating gate into the overlying gate.
- Another method applies a positive high voltage to a source region and grounds the overlying gate. The electric field across the layer that separates the source region and the floating gate is sufficient to cause the tunneling of electrons from the floating gate into the source region.
- the invention is an electrically erasable programmable memory device.
- the memory device includes a first semiconductor layer doped with a first dopant in a first concentration, a second semiconductor layer, adjacent the first semiconductor layer, doped with a second dopant that has an opposite electrical characteristic than the first dopant.
- the second semiconductor layer has a top side on which two spaced-apart diffusion regions are embedded. Each diffusion region is doped with the first dopant in a second concentration greater than the first concentration, and the two diffusion regions define a first channel region.
- the two diffusion regions include a first diffusion region and a second diffusion region, a first channel region defined between the first diffusion region and the second diffusion region.
- the memory device also includes a floating gate and a control gate.
- the floating gate is made from a conductive material and disposed adjacent a first diffusion region and above the first channel region and separated therefrom by a first insulator region.
- the floating gate is capable of storing electrical charge.
- the control gate is made from a conductive material and disposed laterally adjacent the floating gate and separated therefrom by a first vertical insulator layer.
- the control gate is adjacent the second diffusion region and above the first channel region and separated therefrom by a second insulator region.
- the invention is an electrically erasable programmable memory device.
- the memory device includes a first semiconductor layer doped with a first dopant in a first concentration, a second semiconductor layer, adjacent the first semiconductor layer, doped with a second dopant that has an opposite electrical characteristic than the first dopant.
- the second semiconductor layer has a top side in which two spaced-apart diffusion regions are embedded. Each diffusion region is doped with the first dopant in a second concentration greater than the first concentration, and the two diffusion regions define a first channel region.
- the two diffusion regions include a first diffusion region and a second diffusion region, a first channel region defined between the first diffusion region and the second diffusion region.
- the memory device also includes a floating gate and a control gate, wherein the control gate surrounds at least two sides of the floating gate.
- the floating gate is made from a conductive material and disposed adjacent a first diffusion region and above the first channel region and separated therefrom by a first insulator region.
- the floating gate is capable of storing electrical charge.
- the control gate is made from a conductive material and disposed laterally adjacent the floating gate and separated therefrom by a first vertical insulator layer.
- the control gate is adjacent the second diffusion region and above the first channel region and separated therefrom by a second insulator region.
- the invention is an electrically erasable and programmable non-volatile memory array with a plurality of memory bytes, where each memory byte includes a plurality of memory cells.
- Each memory cell has a first connector connected to a drain of a control transistor in the memory cell, a second connector connected to a gate of the control transistor, a third connector connected to a source of the control transistor, wherein the plurality of memory cells are distributed in rows and columns.
- the control tnsistor includes a control gate disposed laterally adjacent a floating gate, and the control gate and the floating gate are disposed between two diffusion regions.
- the memory array also has a plurality of bit lines, each bit line connected to the first connector of every memory cell in a column, a plurality of control lines, each control line being connected to the second connector of every memory cell in a row, and a common source line connected to the third connector of every memory cell in the memory array.
- FIG. 1 is a top plan of a plurality of memory cells according to one embodiment of the invention.
- FIG. 2 is a cross sectional view of the memory cell taken along line 2 - 2 .
- FIG. 3 is a cross sectional view of the memory cell taken along line 3 - 3 .
- FIG. 4 is a top plan of a plurality of memory cells according to an alternative embodiment of the invention.
- FIG. 5 is a cross sectional view of the memory cell shown in FIG. 4 taken along line 5 - 5 .
- FIG. 6 is a schematic diagram of a memory array according to one embodiment the invention.
- FIG. 7 is a top plan of a plurality of memory cells according to one embodiment of the invention.
- FIG. 8A is a cross sectional view of the memory cell shown in FIG. 7 taken along line 8 - 8 .
- FIG. 8B is a cross sectional view of an alternative embodiment of the memory cell shown in FIG. 7 taken along line 8 - 8 .
- FIG. 9 is a cross sectional view of the memory cell shown in FIG. 7 taken along line 9 - 9 .
- FIG. 10 illustrates several voltage tables for use with the invention.
- FIG. 1 Electrically programmable and erasable non-volatile memory device is show in FIG. 1 and includes a top view of an array 100 of four non-volatile electrically erasable and programmable memory cells 102 , 104 , 106 , and 108 .
- the array 100 may be part of a bigger memory array and is formed by two control gate lines 110 , 112 , two bit lines 126 , 128 , two select lines 122 , 124 , fourfloating gates 114 , 116 , 118 , 120 , and two buried contacts 130 , 132 , which are under two vertical contacts 134 .
- Select lines 122 , 124 are in communication with a source line (not shown).
- a bit line 126 is in contact with a buried contact through the vertical contact 134 .
- a control gate line 110 runs across all memory cells in one row.
- a bit line 126 runs across all memory cells in one column.
- a select line runs across all memory cells in one row. Each memory cell is centered around a floating gate.
- FIG. 2 is an A-A′ cross section view 200 of memory cell 102 .
- the memory cell 102 includes a semiconductor substrate 202 and a well 204 on the top of the substrate 202 .
- the substrate is doped with a first dopant, which can be either N type or P type.
- the well 204 is a semiconductor doped with a second dopant with an electrical characteristic that is opposite of the first dopant.
- Two spaced-apart diffusion regions 206 , 208 are placed on the top side of the well 204 .
- the diffusion regions are doped with the same dopant used for doping the substrate 202 but doped with a concentration that is higher than that of the substrate 202 .
- a channel region 234 is defined between two diffusion regions 206 , 208 .
- An insulating layer 230 is placed on the top of the well 204 and the diffusion regions 206 , 208 .
- the insulating layer 230 may be formed by an insulating oxide material or other suitable insulating materials.
- FIG. 2 illustrates the diffusion regions implemented in a single well, it is understood that other implementations, such as twin wells, triple wells, or oxide isolation wells may also be used.
- the separation of active devices may be accomplished through localized oxidation (LOCOS), recessed LOCOS, shallow trench isolation (STI), or full oxide isolation.
- LOCOS localized oxidation
- STI shallow trench isolation
- a floating gate 210 of polysilicon material is placed above the channel region 234 and adjacent diffusion region 208 .
- the floating gate 210 may overlap slightly with the diffusion region 208 , however, excessive overlapping may reduce the length of the channel region 234 .
- the floating gate 210 is separated from the channel region 234 by a tunnel channel 220 (also known as tunnel oxide) of the insulating layer 230 .
- the thickness of the tunnel channel 220 should be thin enough to allow removal of electrons from the floating gate 210 under the Fowler-Nordheim tunneling mechanism, but thick enough to prevent the occurrence of a leakage current between the floating gate 210 and the well 204 .
- a control gate 212 is placed above the channel region 234 , adjacent laterally to the floating gate 210 and separated from the floating gate by a vertical insulating layer 216 , which can be oxide-nitride-oxide or other suitable material.
- the control gate 212 is separated from the channel region 234 by a separation channel 222 (also known as separation oxide) of the insulating layer 230 .
- the thickness of the separation channel 222 should be thick enough to sustain the stress from the control gate's 212 voltage variation.
- the voltage at the control gate 212 may vary during operation of the memory cell 102 and cause stress on the insulating layer 230 , thus leading to the deterioration of the separation channel 222 .
- the control gate 212 may be formed by a polysilicon grown at a different stage as the floating gate 210 .
- the control gate 212 may be connected to control gates in other memory cells in the same row in a memory array.
- the control gate 212 surrounds the floating gate 210 on three sides as shown in FIG. 1 .
- the control gate 212 may be adjacent the floating gate 210 from only one lateral side.
- the control gate 212 may surround the floating gate 210 on two lateral sides.
- the diffusion region 206 is connected to a bit line 126 through a conductive vertical contact 224 .
- the conductive vertical contact 224 may be a conductive material, such as tungsten.
- the placement of the conductive vertical contact 224 is through a self-alignment process.
- An alignment polysilicon 228 is placed above the diffusion region 206 and adjacent the control gate 212 .
- the alignment polysilicon 228 is separated from the control gate 212 by the vertical insulating layer 216 .
- a connecting shaft is etched through the insulating layer 230 , the alignment polysilicon 228 , and the separation channel 222 creating a buried contact 226 .
- the conductive material, such as tungsten is filled into the connecting shaft and makes contact with the diffusion region 206 .
- the etching process is conducted in such way that the vertical insulating layer 216 and a top control layer 218 are minimally affected, thereby preventing the contact between the control gate 212 and the vertical contact 224 .
- the floating gate 210 may be covered on the top by a top floating layer 217 of silicon nitrate, and the top of the control gate 212 may be covered by a top control layer 218 of insulating material such as oxide-nitride-oxide.
- the top floating layer 217 and the control layer 218 may be polished by a chemical-mechanical process (CMP).
- CMP removes the polysilicon from the control gate 212 that may be deposited on the top of polysilicon of the floating gate 210 and makes easier the etching process for the polysilicon of the floating gate 210 .
- the floating gate 210 and the alignment polysilicon 228 may be wrapped by a spacer 214 b.
- the memory cell 200 may be separated from the next memory cells by insulating regions (not shown) of insulating material such as oxide.
- the coupling effect depends on the thickness of the layer separating the control gate 212 from the floating gate 210 and the area on the floating gate 210 exposed to the coupling effect.
- the coupling effect can be easily increased by increasing the area of the floating gate 210 exposed to the control gate 212 , and the area of the floating gate 210 exposed to the control gate 212 may be increased by increasing the heights of the control gate 212 and the floating gate 210 .
- a capacitor is formed between the control gate 212 and the floating gate 210 .
- a floating gate 210 When a floating gate 210 is surrounded by a control gate 212 in more than one lateral side, the coupling effect is increased and the capacitance between the floating gate 210 and the control gate is increased. If the layer separating the control gate 212 and the floating gate 210 is too thin, a leakage current may occur between the floating gate 210 and the control gate 212 when the floating gate 210 is charged with electrons. If the layer is too thick, the coupling ratio may be low, resulting in a low voltage in the floating gate.
- One workable coupling ratio is between 50%-80%, i.e., 10 V applied to the control gate 212 results in 5 V to 8 V induced in the floating gate 210 .
- the combination of the control gate 212 , the floating gate 210 , and the diffusion region 206 , 208 forms a control transistor, where the diffusion regions 206 , 208 serve as drain and source for the control transistor.
- the induction of voltage on the floating gate 210 is important when erasing or programming the memory cell 200 .
- a positive high voltage (Vpp) between 5V and 11V is applied to the diffusion region 208 , and the diffusion region 206 is left at 0 V.
- a positive high voltage (Vpp) between 5V and 11V is also applied to the well 204 .
- a ramping positive high voltage (Vppr) applied to the control gate 212 i.e., the positive high voltage between 5V and 11V is initially applied to the control gate 212 , and this positive high voltage is gradually ramped down to 0V and then ramped up back to 5V-11V.
- control gate 212 When the control gate 212 is at the positive high voltage of 5V-11V, a voltage is induced onto the floating gate 210 and the channel 234 between the diffusion regions 206 and 208 is turned off. Although the floating gate 210 is at a positive voltage level, no electrons are injected into the floating gate 210 because the channel 234 is off and there is no flow of electrons between the diffusion regions 206 and 208 . As the voltage at the control gate 212 ramps down, the potential difference between the control gate 212 and the well 204 turns on the channel between the diffusion regions 206 and 208 , and electrons start to flow in the channel 234 .
- the voltage at the floating gate 210 also drops as the voltage at the control gate 212 ramps down, but the voltage at the floating gate 210 is still sufficient to cause some high energy electrons (also known as hot electrons) to be injected into the floating gate 210 .
- the control gate 212 reaches zero voltage, the channel 234 is turned on, but no electrons are injected into the floating gate 210 because the floating gate 210 is also at zero voltage.
- the voltage at the control gate 212 starts to ramp up back to 5V-11V, the voltage at the floating gate 210 also ramps up, and high energy electrons from the channel 234 start to be injected into the floating gate 210 again.
- the control gate 212 When the control gate 212 is at positive high voltage of 5V-11V, the channel 234 is turned off, electrons stop flowing, and no more electrons are injected into the floating gate 210 .
- the number of electrons injected into the floating gate 210 depends on the duration of the ramp down/up process and the concentration of dopants in the channel region. This voltage ramping process may be repeated for the floating gate 210 to retain enough charge to represent a logic state properly. Once charges of electrons are inside of the floating gate 210 , the floating gate 210 may hold the charges for years.
- the amount of charge injected into the floating gate 210 determines the threshold voltage for the control transistor formed by the control gate 212 , the floating gate 210 , and the diffusion regions 206 , 208 .
- the floating gate 210 may hold different amount of charges, thus having different threshold voltages.
- the floating gate 210 may have four different levels of threshold voltages and capable of representing four logic states. The four logic states may be read and distinguished by measuring the current flowing between the diffusion regions 206 , 208 .
- a negative voltage is applied to the control gate 212
- a positive high voltage (Vpp) is applied to the well 204 and the diffusion region 208 when it is desired to erase charges in the memory cell 200 .
- the negative voltage at the control gate 212 is induced to the floating gate 210 .
- the combination of an induced negative voltage at the floating gate 210 and positive high voltages at the well 204 and the diffusion region 208 forces charges out of the floating gate 210 and into the well 204 , thus removing the charge from the floating gate 210 .
- a voltage between ⁇ 2 and Vcc is applied to the control gate 212
- Vcc is applied to the diffusion region 208 and the well 204 .
- the charge inside the floating gate 210 and the voltage at the control gate 212 turn on the channel 234 and current flows from the diffusion region 208 to the diffusion region 206 .
- the voltage at the diffusion region 206 resulting from the channel 234 being open and the current flow is detected by the bit line 126 through the conductive vertical contact 224 . If the floating gate 210 is without charge, then the channel 234 will not be turned on and there will be no current flowing between diffusion region 208 and diffusion region 206 .
- a sense-amplifier connected to the conductive connector 234 will be able to detect the current, thereby recognizing that the floating gate 210 is charged with electrons. If the floating gate 210 is not charged, then no channel is established between the diffusion regions 206 and 208 and the sense-amplifier will not be able to detect any current. The absence of a current between the diffusion regions 206 and 208 indicates the floating gate 210 is without electrons or with only few electrons left inside the floating gate 210 .
- a floating gate 210 with electrons is assigned to a first logic state while a floating gate 210 without electrons is assigned to an opposite second logic state.
- the intensity of the current flowing between diffusion region 208 and diffusion region 206 depends on the threshold voltage of the floating gate 210 .
- the intensity of this current can be sensed by the sense-amplifier, thus the logic level of the floating gate determined.
- Programming voltages for other embodiments and operations are listed in FIG. 11 .
- the control gates 212 in memory cell 102 may extend horizontally to next memory cell 104 . However, the control gates 212 are shown truncated in FIG. 3 for the purpose of illustrating an individual memory cell.
- the memory cell 102 is separated from its neighboring memory cells by shallow trench isolation (STI) 302 , 304 implemented on the well 204 .
- the STI 302 may run along the direction of a memory column and thus separate memory cells of one column from the memory cells of a neighboring column.
- Other methods of isolation such as oxide isolation, may also be used.
- a memory array 400 including four memory cells 402 , 404 , 406 , and 408 is shown.
- the array 400 may be part of a bigger memory array and is formed by two control gate lines 410 , 412 , two bit lines 126 , 128 , two select lines 122 , 124 , four floating gates 414 , 416 , 418 , 420 , and two buried contacts 430 , 432 .
- Each bit 126 line runs across all memory cells in one column and is in contact with a buried contact 430 in the column through a vertical contact (not shown).
- Each control gate line 410 runs across all memory cells in one row.
- Each select line 122 runs across all memory cells in one row.
- Each memory cell 402 is centered around a floating gate.
- FIG. 5 A cross section view 500 of memory cell 402 is shown in FIG. 5 .
- the memory cell 402 includes a semiconductor substrate 202 and a well 204 on the top of the substrate 202 .
- Two spaced-apart diffusion regions 506 , 508 are placed on the top side of the well 204 .
- the substrate 202 , the well 204 , and the diffusion regions 506 , 508 are doped in a similar manner as described above for FIG. 2 .
- a channel region 534 is defined between two diffusion regions 506 , 508 .
- An insulating layer 530 is placed on the top of the well 204 and the diffusion regions 506 , 508 .
- the insulating layer 530 may be formed by an insulating oxide material or other suitable insulating materials. Though FIG.
- a floating gate 504 of polysilicon material is placed above the channel region 534 and the adjacent diffusion region 506 .
- the floating gate 504 may overlap slightly with the diffusion region 506 , however, excessive overlapping may reduce the length of the channel region 534 .
- the floating gate 504 is separated from the channel region 534 by a tunnel channel 514 of the insulating layer 530 and the thickness of the tunnel channel 514 should be thin enough to allow removal of electrons from the floating gate 504 under the Fowler-Nordheim tunneling mechanism and still thick enough to prevent the occurrence of a leakage current between the floating gate 504 and the well 204 .
- a control gate 502 is placed above the channel region 534 , adjacent laterally to the floating gate 504 and separated from the floating gate by a vertical insulating layer 518 , which can be oxide-nitride-oxide or other suitable material.
- the control gate 502 is separated from the channel region by a separation channel 512 of the insulating layer 530 .
- the control gate 502 may be formed by polysilicon grown at a different stage as the floating gate 504 .
- the control gate 502 is connected to control gates in other memory cells in the same row in a memory array.
- the control gate 502 surrounds the floating gate 504 in three sides, as shown in FIG. 4 . However, in an alternative embodiment (not show) the control gate 502 may be adjacent the floating gate 504 from only one lateral side. In yet another embodiment (not shown), the control gate 504 may surround the floating gate 504 on at least two lateral sides.
- the diffusion region 506 is connected to a bit line 126 through a conductive vertical contact 510 .
- the conductive vertical contact 510 may be a conductive material, for example, tungsten.
- the placement of the conductive vertical contact 510 is through a classic self-alignment process.
- a connecting shaft is etched through the insulating layer 530 to reach the diffusion region 506 .
- the conductive material is filled into the connecting shaft through deposition and making contact with the diffusion region 506 .
- An insulating layer 512 is placed around the floating gate 504 to ensure the isolation between the floating gate 504 and the vertical contact 510 .
- the memory cell 402 shown in FIG. 4 may be programmed when a positive high voltage (Vpp) between 5V and 11V is applied to the control gate 502 , a negative voltage between ⁇ 4.5V and ⁇ 10V is applied to the diffusion region 506 that serves as drain for the memory cell 402 , and the well 204 is left at Vcc.
- the positive high voltage of the control gate 502 induces a positive voltage to the floating gate 504 .
- the differential voltage between the positive voltage at the well 204 and the negative voltage at the diffusion region 506 causes a soft avalanche breakdown at the P-N junction and freeing high energy electrons. The freed hot electrons are injected into the floating gate 504 .
- the voltages described above for the embodiment shown in FIG. 2 may be used.
- FIG. 6 illustrates an architecture 600 according to the invention.
- a memory array 601 has a plurality of memory cells 102 (or 402 ) organized in rows and columns.
- Memory cell 102 ( 0 , 0 ) represents a memory cell in row 0 and column 0 and memory cell 102 ( 0 , 7 ) represents a memory cell in row 0 and column 7 , so on and so forth. Not all memory cells are represented in FIG. 6 .
- All the memory cells in the same byte in the memory array 601 are placed in a same well 650 .
- Wells 650 are isolated from each other by an insulating layer such as the STI. Alternatively, the wells 650 of different sectors may be connected together, where a sector may include memory cells in different memory rows.
- Each memory cell 102 is formed by control transistor as described above. All the control transistors in one row are connected to a control signal 606 . Each row may have many memory cells that form one or more words. The activation of the control signal 606 depends on the output of an X address decoder 604 .
- Each memory cell 102 has two additional connectors: a first connector connects the conductive connector 224 to a bit line 622 and a second connector connects the diffusion region 208 to a source 603 .
- the source 603 for memory cells in one sector may be connected together.
- a bit line 622 ( 0 ) represents the bit line for column 0
- a bit line 622 ( 7 ) represents a bit line for column 7 .
- Each bit line is controlled by a pass transistor 641 and a discharging transistor 640 .
- the pass transistor 641 is turned on and discharging transistor 640 is turned off for the selected bit line 622 and the bit line 622 is connected to a bit in the program/erase buffer 651 .
- the discharging transistors 640 of the selected bit lines 622 are turned off and the discharging transistors 640 of the unselected bit lines 622 are turned on.
- the pass transistors 641 of the selected bit lines 622 are turned on and discharging transistors 640 are turned off, and the bit lines 622 are isolated from the program/erase buffer 651 .
- the bit line 622 is sensed by a sense-amplifier 652 .
- the pass transistors 641 of bit lines for a memory byte are connected to one charging control line CS 618 and the discharging transistors 640 for the same bit lines are connected to a discharging control line CS′ 620 .
- FIG. 7 is a top view of another embodiment of a memory array 700 of the invention.
- the memory array 700 includes four memory cells 702 , 704 , 706 , 708 .
- Each memory cell 702 includes a floating gate 710 surrounded by a control gate 712 .
- FIG. 8A is a cross sectional view of the memory cell 702 taken along line 8 - 8 .
- the memory cell 702 includes a semiconductor substrate 802 and a well 804 on the top of the substrate 802 .
- the substrate is doped with a first dopant, which can be either N type or P type.
- the well 804 is a semiconductor doped with a second dopant with an electrical characteristic that is opposite of the first dopant.
- Two spaced-apart diffusion regions 806 , 808 are placed on the top side of the well 804 .
- the diffusion regions are doped with the same dopant used for doping the substrate 802 but doped with a concentration that is higher than that of the substrate 802 .
- the diffusion regions 806 , 808 are the bit lines 714 , 716 shown in FIG. 7 .
- An isolation layer 820 runs on the top of each diffusion region 806 , 808 .
- the isolation layer 820 may be an oxide isolation.
- a floating gate 710 is placed between the diffusion regions 806 , 808 and surrounded in four sides and the top side with the control gate 712 .
- the floating gate 710 is separated from the control gate 712 by an isolating layer 818 .
- the operations of the memory cell 702 are the same as described above for FIG. 2 .
- FIG. 8B is a cross sectional view of an alternative embodiment of the memory cell 702 shown in FIG. 7 taken along line 8 - 8 , where shallow trench isolations (STI) 902 are used to isolate memory cells in the same memory row.
- the STI 902 isolates a bit line from an adjacent bit line and reduces bit line loading coming from the adjacent bit lines.
- FIG. 9 is a cross sectional view of the memory cell 702 shown in FIG. 7 taken along line 9 - 9 . It is shown a channel stop implant 720 .
- the channel stop implants 720 define the channel for a transistor in each memory cell.
- each gate depends on the manufacturing process; currently most common thickness is about 3000 Angstroms or 0.3 micron.
- the thickness of the tunnel channel 220 , 514 depends also on manufacturing process. However, a preferred thickness for the tunnel channel 220 , 514 is between 70 Angstroms and 110 Angstroms. Similarly, the thickness of the insulating layer separating the control gate from the well is around 150 Angstroms. The thickness of the control gate should be able to sustain the stress induced by control gate voltage.
- the materials and measurements mentioned heretofore are for illustration purposes and not intended to limit the scope of the present invention. It is recognized that as technology evolves, other suitable materials and manufacturing processes may be employed to realize the present invention. It is also understood that the structures disclosed heretofore can be easily implemented by any of existing semiconductor manufacturing processes known to those skilled in the art.
- Flash EEPROMs Although, the present application is described for Flash EEPROMs, it is understood that the invention is equally applicable for one-time-programmable (OTP) memories, multiple-time-programmable (MTP) memories, and other non-volatile memories.
- OTP one-time-programmable
- MTP multiple-time-programmable
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Non-Volatile Memory (AREA)
Abstract
In a memory cell array, each memory cell includes a control gate disposed laterally adjacent a floating gate. The memory cells in each memory column are disposed inside a single well. The control gate and the floating gate are disposed between two diffusion regions. Each memory cell may be erased and programmed by applying a combination of voltages to the diffusion regions, the control gate, and the well.
Description
- 1. Field of the Invention
- The present invention relates to an electrically erasable and programmable read-only memory (EEPROM) and, more specifically, to Flash EEPROMs employing metal-oxide-semiconductor (MOS) floating gate structures.
- 2. Description of the Related Art
- Electrically erasable and programmable non-volatile semiconductor devices, such Flash EEPROMs are well known in the art. One type of Flash EEPROM employs metal-oxide-semiconductor (MOS) floating gate devices. Typically, electrical charge is transferred into an electrically isolated (floating) gate to represent one binary state while an uncharged gate represents the other binary state. The floating gate is generally placed above and between two regions (source and drain) spaced-apart from each other and separated from those regions by a thin insulating layer, such as a thin oxide layer. An overlying gate disposed above the floating gate provides capacitive coupling to the floating gate, allowing an electric field to be established across the thin insulating layer. Carriers from a channel region under the floating gate are tunneled through the thin insulating layer into the floating gate to charge the floating gate.
- Several methods can be employed to erase the charge in a floating gate. One method applies ground potential to two regions and a high positive voltage to the overlying gate. The high positive voltage induces charge carriers, through the Fowler-Nordheim tunneling mechanism, on the floating gate to tunnel through an insulating layer that separates the overlying gate and the floating gate into the overlying gate. Another method applies a positive high voltage to a source region and grounds the overlying gate. The electric field across the layer that separates the source region and the floating gate is sufficient to cause the tunneling of electrons from the floating gate into the source region.
- However, shrinking scale of transistors has made it more difficult to program the floating gate devices and reduces the ability of the floating gate devices to hold charge. When the overlaying gate cannot induce enough voltage onto the floating gate, the floating gate cannot retain enough charge for a meaningful read-out. Therefore, the traditional transistor layout is reaching a limitation in miniaturization.
- In one aspect, the invention is an electrically erasable programmable memory device. The memory device includes a first semiconductor layer doped with a first dopant in a first concentration, a second semiconductor layer, adjacent the first semiconductor layer, doped with a second dopant that has an opposite electrical characteristic than the first dopant. The second semiconductor layer has a top side on which two spaced-apart diffusion regions are embedded. Each diffusion region is doped with the first dopant in a second concentration greater than the first concentration, and the two diffusion regions define a first channel region. The two diffusion regions include a first diffusion region and a second diffusion region, a first channel region defined between the first diffusion region and the second diffusion region. The memory device also includes a floating gate and a control gate. The floating gate is made from a conductive material and disposed adjacent a first diffusion region and above the first channel region and separated therefrom by a first insulator region. The floating gate is capable of storing electrical charge. The control gate is made from a conductive material and disposed laterally adjacent the floating gate and separated therefrom by a first vertical insulator layer. The control gate is adjacent the second diffusion region and above the first channel region and separated therefrom by a second insulator region.
- In another aspect, the invention is an electrically erasable programmable memory device. The memory device includes a first semiconductor layer doped with a first dopant in a first concentration, a second semiconductor layer, adjacent the first semiconductor layer, doped with a second dopant that has an opposite electrical characteristic than the first dopant. The second semiconductor layer has a top side in which two spaced-apart diffusion regions are embedded. Each diffusion region is doped with the first dopant in a second concentration greater than the first concentration, and the two diffusion regions define a first channel region. The two diffusion regions include a first diffusion region and a second diffusion region, a first channel region defined between the first diffusion region and the second diffusion region. The memory device also includes a floating gate and a control gate, wherein the control gate surrounds at least two sides of the floating gate. The floating gate is made from a conductive material and disposed adjacent a first diffusion region and above the first channel region and separated therefrom by a first insulator region. The floating gate is capable of storing electrical charge. The control gate is made from a conductive material and disposed laterally adjacent the floating gate and separated therefrom by a first vertical insulator layer. The control gate is adjacent the second diffusion region and above the first channel region and separated therefrom by a second insulator region.
- In another aspect, the invention is an electrically erasable and programmable non-volatile memory array with a plurality of memory bytes, where each memory byte includes a plurality of memory cells. Each memory cell has a first connector connected to a drain of a control transistor in the memory cell, a second connector connected to a gate of the control transistor, a third connector connected to a source of the control transistor, wherein the plurality of memory cells are distributed in rows and columns. The control tnsistor includes a control gate disposed laterally adjacent a floating gate, and the control gate and the floating gate are disposed between two diffusion regions. The memory array also has a plurality of bit lines, each bit line connected to the first connector of every memory cell in a column, a plurality of control lines, each control line being connected to the second connector of every memory cell in a row, and a common source line connected to the third connector of every memory cell in the memory array.
- Other advantages and features of the present invention will become apparent after review of the hereinafter set forth Brief Description of the Drawings, Detailed Description of the Invention, and the Claims.
-
FIG. 1 is a top plan of a plurality of memory cells according to one embodiment of the invention. -
FIG. 2 is a cross sectional view of the memory cell taken along line 2-2. -
FIG. 3 is a cross sectional view of the memory cell taken along line 3-3. -
FIG. 4 is a top plan of a plurality of memory cells according to an alternative embodiment of the invention. -
FIG. 5 is a cross sectional view of the memory cell shown inFIG. 4 taken along line 5-5. -
FIG. 6 is a schematic diagram of a memory array according to one embodiment the invention. -
FIG. 7 is a top plan of a plurality of memory cells according to one embodiment of the invention. -
FIG. 8A is a cross sectional view of the memory cell shown inFIG. 7 taken along line 8-8. -
FIG. 8B is a cross sectional view of an alternative embodiment of the memory cell shown inFIG. 7 taken along line 8-8. -
FIG. 9 is a cross sectional view of the memory cell shown inFIG. 7 taken along line 9-9. -
FIG. 10 illustrates several voltage tables for use with the invention. - Electrically programmable and erasable non-volatile memory device is show in
FIG. 1 and includes a top view of anarray 100 of four non-volatile electrically erasable andprogrammable memory cells array 100 may be part of a bigger memory array and is formed by twocontrol gate lines bit lines select lines fourfloating gates contacts vertical contacts 134. Selectlines bit line 126 is in contact with a buried contact through thevertical contact 134. Acontrol gate line 110 runs across all memory cells in one row. Abit line 126 runs across all memory cells in one column. A select line runs across all memory cells in one row. Each memory cell is centered around a floating gate. -
FIG. 2 is an A-A′cross section view 200 ofmemory cell 102. Thememory cell 102 includes asemiconductor substrate 202 and a well 204 on the top of thesubstrate 202. The substrate is doped with a first dopant, which can be either N type or P type. The well 204 is a semiconductor doped with a second dopant with an electrical characteristic that is opposite of the first dopant. Two spaced-apartdiffusion regions well 204. The diffusion regions are doped with the same dopant used for doping thesubstrate 202 but doped with a concentration that is higher than that of thesubstrate 202. Achannel region 234 is defined between twodiffusion regions layer 230 is placed on the top of the well 204 and thediffusion regions layer 230 may be formed by an insulating oxide material or other suitable insulating materials. ThoughFIG. 2 illustrates the diffusion regions implemented in a single well, it is understood that other implementations, such as twin wells, triple wells, or oxide isolation wells may also be used. The separation of active devices may be accomplished through localized oxidation (LOCOS), recessed LOCOS, shallow trench isolation (STI), or full oxide isolation. - A floating
gate 210 of polysilicon material is placed above thechannel region 234 andadjacent diffusion region 208. The floatinggate 210 may overlap slightly with thediffusion region 208, however, excessive overlapping may reduce the length of thechannel region 234. The floatinggate 210 is separated from thechannel region 234 by a tunnel channel 220 (also known as tunnel oxide) of the insulatinglayer 230. The thickness of thetunnel channel 220 should be thin enough to allow removal of electrons from the floatinggate 210 under the Fowler-Nordheim tunneling mechanism, but thick enough to prevent the occurrence of a leakage current between the floatinggate 210 and thewell 204. - A
control gate 212 is placed above thechannel region 234, adjacent laterally to the floatinggate 210 and separated from the floating gate by a vertical insulatinglayer 216, which can be oxide-nitride-oxide or other suitable material. Thecontrol gate 212 is separated from thechannel region 234 by a separation channel 222 (also known as separation oxide) of the insulatinglayer 230. The thickness of theseparation channel 222 should be thick enough to sustain the stress from the control gate's 212 voltage variation. The voltage at thecontrol gate 212 may vary during operation of thememory cell 102 and cause stress on the insulatinglayer 230, thus leading to the deterioration of theseparation channel 222. Thecontrol gate 212 may be formed by a polysilicon grown at a different stage as the floatinggate 210. Thecontrol gate 212 may be connected to control gates in other memory cells in the same row in a memory array. Thecontrol gate 212 surrounds the floatinggate 210 on three sides as shown inFIG. 1 . However, in an alternative embodiment (not show) thecontrol gate 212 may be adjacent the floatinggate 210 from only one lateral side. In yet another embodiment (not shown), thecontrol gate 212 may surround the floatinggate 210 on two lateral sides. - The
diffusion region 206 is connected to abit line 126 through a conductivevertical contact 224. The conductivevertical contact 224 may be a conductive material, such as tungsten. The placement of the conductivevertical contact 224 is through a self-alignment process. Analignment polysilicon 228 is placed above thediffusion region 206 and adjacent thecontrol gate 212. Thealignment polysilicon 228 is separated from thecontrol gate 212 by the vertical insulatinglayer 216. A connecting shaft is etched through the insulatinglayer 230, thealignment polysilicon 228, and theseparation channel 222 creating a buriedcontact 226. The conductive material, such as tungsten, is filled into the connecting shaft and makes contact with thediffusion region 206. The etching process is conducted in such way that the vertical insulatinglayer 216 and atop control layer 218 are minimally affected, thereby preventing the contact between thecontrol gate 212 and thevertical contact 224. - The floating
gate 210 may be covered on the top by a top floatinglayer 217 of silicon nitrate, and the top of thecontrol gate 212 may be covered by atop control layer 218 of insulating material such as oxide-nitride-oxide. The top floatinglayer 217 and thecontrol layer 218 may be polished by a chemical-mechanical process (CMP). The CMP removes the polysilicon from thecontrol gate 212 that may be deposited on the top of polysilicon of the floatinggate 210 and makes easier the etching process for the polysilicon of the floatinggate 210. The floatinggate 210 and thealignment polysilicon 228 may be wrapped by aspacer 214b. Thememory cell 200 may be separated from the next memory cells by insulating regions (not shown) of insulating material such as oxide. - When a voltage is applied to the
control gate 212, through a coupling effect, a voltage is induced on the floatinggate 210. The coupling effect depends on the thickness of the layer separating thecontrol gate 212 from the floatinggate 210 and the area on the floatinggate 210 exposed to the coupling effect. The coupling effect can be easily increased by increasing the area of the floatinggate 210 exposed to thecontrol gate 212, and the area of the floatinggate 210 exposed to thecontrol gate 212 may be increased by increasing the heights of thecontrol gate 212 and the floatinggate 210. A capacitor is formed between thecontrol gate 212 and the floatinggate 210. When a floatinggate 210 is surrounded by acontrol gate 212 in more than one lateral side, the coupling effect is increased and the capacitance between the floatinggate 210 and the control gate is increased. If the layer separating thecontrol gate 212 and the floatinggate 210 is too thin, a leakage current may occur between the floatinggate 210 and thecontrol gate 212 when the floatinggate 210 is charged with electrons. If the layer is too thick, the coupling ratio may be low, resulting in a low voltage in the floating gate. One workable coupling ratio is between 50%-80%, i.e., 10 V applied to thecontrol gate 212 results in 5 V to 8 V induced in the floatinggate 210. The combination of thecontrol gate 212, the floatinggate 210, and thediffusion region diffusion regions - The induction of voltage on the floating
gate 210 is important when erasing or programming thememory cell 200. When programming thememory cell 200, a positive high voltage (Vpp) between 5V and 11V is applied to thediffusion region 208, and thediffusion region 206 is left at 0 V. A positive high voltage (Vpp) between 5V and 11V is also applied to thewell 204. A ramping positive high voltage (Vppr) applied to thecontrol gate 212, i.e., the positive high voltage between 5V and 11V is initially applied to thecontrol gate 212, and this positive high voltage is gradually ramped down to 0V and then ramped up back to 5V-11V. When thecontrol gate 212 is at the positive high voltage of 5V-11V, a voltage is induced onto the floatinggate 210 and thechannel 234 between thediffusion regions gate 210 is at a positive voltage level, no electrons are injected into the floatinggate 210 because thechannel 234 is off and there is no flow of electrons between thediffusion regions control gate 212 ramps down, the potential difference between thecontrol gate 212 and the well 204 turns on the channel between thediffusion regions channel 234. The voltage at the floatinggate 210 also drops as the voltage at thecontrol gate 212 ramps down, but the voltage at the floatinggate 210 is still sufficient to cause some high energy electrons (also known as hot electrons) to be injected into the floatinggate 210. When thecontrol gate 212 reaches zero voltage, thechannel 234 is turned on, but no electrons are injected into the floatinggate 210 because the floatinggate 210 is also at zero voltage. When the voltage at thecontrol gate 212 starts to ramp up back to 5V-11V, the voltage at the floatinggate 210 also ramps up, and high energy electrons from thechannel 234 start to be injected into the floatinggate 210 again. When thecontrol gate 212 is at positive high voltage of 5V-11V, thechannel 234 is turned off, electrons stop flowing, and no more electrons are injected into the floatinggate 210. The number of electrons injected into the floatinggate 210 depends on the duration of the ramp down/up process and the concentration of dopants in the channel region. This voltage ramping process may be repeated for the floatinggate 210 to retain enough charge to represent a logic state properly. Once charges of electrons are inside of the floatinggate 210, the floatinggate 210 may hold the charges for years. - The amount of charge injected into the floating
gate 210 determines the threshold voltage for the control transistor formed by thecontrol gate 212, the floatinggate 210, and thediffusion regions gate 210 may hold different amount of charges, thus having different threshold voltages. In one embodiment of the invention, through repeating the voltage ramping process, the floatinggate 210 may have four different levels of threshold voltages and capable of representing four logic states. The four logic states may be read and distinguished by measuring the current flowing between thediffusion regions - A negative voltage is applied to the
control gate 212, a positive high voltage (Vpp) is applied to the well 204 and thediffusion region 208 when it is desired to erase charges in thememory cell 200. The negative voltage at thecontrol gate 212 is induced to the floatinggate 210. The combination of an induced negative voltage at the floatinggate 210 and positive high voltages at the well 204 and thediffusion region 208 forces charges out of the floatinggate 210 and into the well 204, thus removing the charge from the floatinggate 210. - When it is desired to read the content of a memory cell, a voltage between −2 and Vcc is applied to the
control gate 212, and Vcc is applied to thediffusion region 208 and thewell 204. The charge inside the floatinggate 210 and the voltage at thecontrol gate 212 turn on thechannel 234 and current flows from thediffusion region 208 to thediffusion region 206. The voltage at thediffusion region 206 resulting from thechannel 234 being open and the current flow is detected by thebit line 126 through the conductivevertical contact 224. If the floatinggate 210 is without charge, then thechannel 234 will not be turned on and there will be no current flowing betweendiffusion region 208 anddiffusion region 206. A sense-amplifier connected to theconductive connector 234 will be able to detect the current, thereby recognizing that the floatinggate 210 is charged with electrons. If the floatinggate 210 is not charged, then no channel is established between thediffusion regions diffusion regions gate 210 is without electrons or with only few electrons left inside the floatinggate 210. A floatinggate 210 with electrons is assigned to a first logic state while a floatinggate 210 without electrons is assigned to an opposite second logic state. When the floatinggate 210 is programmed to store different levels of charge and thus with different levels of threshold voltage, the intensity of the current flowing betweendiffusion region 208 anddiffusion region 206 depends on the threshold voltage of the floatinggate 210. The intensity of this current can be sensed by the sense-amplifier, thus the logic level of the floating gate determined. Programming voltages for other embodiments and operations are listed inFIG. 11 . - The
control gates 212 inmemory cell 102 may extend horizontally tonext memory cell 104. However, thecontrol gates 212 are shown truncated inFIG. 3 for the purpose of illustrating an individual memory cell. Thememory cell 102 is separated from its neighboring memory cells by shallow trench isolation (STI) 302, 304 implemented on thewell 204. TheSTI 302 may run along the direction of a memory column and thus separate memory cells of one column from the memory cells of a neighboring column. Other methods of isolation, such as oxide isolation, may also be used. - As shown in
FIG. 4 , in one embodiment of amemory array 400 including fourmemory cells array 400 may be part of a bigger memory array and is formed by twocontrol gate lines bit lines select lines gates contacts bit 126 line runs across all memory cells in one column and is in contact with a buriedcontact 430 in the column through a vertical contact (not shown). Eachcontrol gate line 410 runs across all memory cells in one row. Eachselect line 122 runs across all memory cells in one row. Eachmemory cell 402 is centered around a floating gate. - A
cross section view 500 ofmemory cell 402 is shown inFIG. 5 . Thememory cell 402 includes asemiconductor substrate 202 and a well 204 on the top of thesubstrate 202. Two spaced-apartdiffusion regions well 204. Thesubstrate 202, the well 204, and thediffusion regions FIG. 2 . Achannel region 534 is defined between twodiffusion regions layer 530 is placed on the top of the well 204 and thediffusion regions layer 530 may be formed by an insulating oxide material or other suitable insulating materials. Though FIG. S illustrates the diffusion regions implemented in a single well, it is understood that other implementations, such as twin wells, triple wells, or oxide isolation wells may also be used. The separation of active devices may be accomplished through localized oxidation (LOCOS), recessed LOCOS, shallow trench isolation (STI), or full oxide isolation. 100361 A floatinggate 504 of polysilicon material is placed above thechannel region 534 and theadjacent diffusion region 506. The floatinggate 504 may overlap slightly with thediffusion region 506, however, excessive overlapping may reduce the length of thechannel region 534. The floatinggate 504 is separated from thechannel region 534 by atunnel channel 514 of the insulatinglayer 530 and the thickness of thetunnel channel 514 should be thin enough to allow removal of electrons from the floatinggate 504 under the Fowler-Nordheim tunneling mechanism and still thick enough to prevent the occurrence of a leakage current between the floatinggate 504 and thewell 204. - A
control gate 502 is placed above thechannel region 534, adjacent laterally to the floatinggate 504 and separated from the floating gate by a vertical insulatinglayer 518, which can be oxide-nitride-oxide or other suitable material. Thecontrol gate 502 is separated from the channel region by aseparation channel 512 of the insulatinglayer 530. Thecontrol gate 502 may be formed by polysilicon grown at a different stage as the floatinggate 504. Thecontrol gate 502 is connected to control gates in other memory cells in the same row in a memory array. Thecontrol gate 502 surrounds the floatinggate 504 in three sides, as shown inFIG. 4 . However, in an alternative embodiment (not show) thecontrol gate 502 may be adjacent the floatinggate 504 from only one lateral side. In yet another embodiment (not shown), thecontrol gate 504 may surround the floatinggate 504 on at least two lateral sides. - The
diffusion region 506 is connected to abit line 126 through a conductivevertical contact 510. The conductivevertical contact 510 may be a conductive material, for example, tungsten. The placement of the conductivevertical contact 510 is through a classic self-alignment process. A connecting shaft is etched through the insulatinglayer 530 to reach thediffusion region 506. The conductive material is filled into the connecting shaft through deposition and making contact with thediffusion region 506. An insulatinglayer 512 is placed around the floatinggate 504 to ensure the isolation between the floatinggate 504 and thevertical contact 510. Although other contact processes may be used to implement the conductivevertical contact 510, the self-alignment process yields to small cell size. - The
memory cell 402 shown inFIG. 4 may be programmed when a positive high voltage (Vpp) between 5V and 11V is applied to thecontrol gate 502, a negative voltage between −4.5V and −10V is applied to thediffusion region 506 that serves as drain for thememory cell 402, and the well 204 is left at Vcc. The positive high voltage of thecontrol gate 502 induces a positive voltage to the floatinggate 504. The differential voltage between the positive voltage at the well 204 and the negative voltage at thediffusion region 506 causes a soft avalanche breakdown at the P-N junction and freeing high energy electrons. The freed hot electrons are injected into the floatinggate 504. To erase and to read the content of amemory cell 402, the voltages described above for the embodiment shown inFIG. 2 may be used. - Though the
memory cell 102 may be programmed, erased, and read individually, whenmultiple memory cells 102 are arranged in a memory array, byte operations can be easily obtained.FIG. 6 illustrates anarchitecture 600 according to the invention. Amemory array 601 has a plurality of memory cells 102 (or 402) organized in rows and columns. Memory cell 102(0, 0) represents a memory cell inrow 0 andcolumn 0 and memory cell 102(0, 7) represents a memory cell inrow 0 andcolumn 7, so on and so forth. Not all memory cells are represented inFIG. 6 . All the memory cells in the same byte in thememory array 601 are placed in asame well 650.Wells 650 are isolated from each other by an insulating layer such as the STI. Alternatively, thewells 650 of different sectors may be connected together, where a sector may include memory cells in different memory rows. - Each
memory cell 102 is formed by control transistor as described above. All the control transistors in one row are connected to acontrol signal 606. Each row may have many memory cells that form one or more words. The activation of thecontrol signal 606 depends on the output of anX address decoder 604. - Each
memory cell 102 has two additional connectors: a first connector connects theconductive connector 224 to abit line 622 and a second connector connects thediffusion region 208 to asource 603. Thesource 603 for memory cells in one sector may be connected together. A bit line 622(0) represents the bit line forcolumn 0, and a bit line 622(7) represents a bit line forcolumn 7. Each bit line is controlled by apass transistor 641 and a dischargingtransistor 640. - During a programming mode, the
pass transistor 641 is turned on and dischargingtransistor 640 is turned off for the selectedbit line 622 and thebit line 622 is connected to a bit in the program/erasebuffer 651. In the erase mode, the dischargingtransistors 640 of the selectedbit lines 622 are turned off and the dischargingtransistors 640 of theunselected bit lines 622 are turned on. In the read mode, thepass transistors 641 of the selectedbit lines 622 are turned on and dischargingtransistors 640 are turned off, and thebit lines 622 are isolated from the program/erasebuffer 651. Thebit line 622 is sensed by a sense-amplifier 652. Thepass transistors 641 of bit lines for a memory byte are connected to one chargingcontrol line CS 618 and the dischargingtransistors 640 for the same bit lines are connected to a discharging control line CS′ 620. -
FIG. 7 is a top view of another embodiment of amemory array 700 of the invention. Thememory array 700 includes fourmemory cells memory cell 702 includes a floatinggate 710 surrounded by acontrol gate 712.FIG. 8A is a cross sectional view of thememory cell 702 taken along line 8-8. Thememory cell 702 includes asemiconductor substrate 802 and a well 804 on the top of thesubstrate 802. The substrate is doped with a first dopant, which can be either N type or P type. The well 804 is a semiconductor doped with a second dopant with an electrical characteristic that is opposite of the first dopant. Two spaced-apartdiffusion regions well 804. The diffusion regions are doped with the same dopant used for doping thesubstrate 802 but doped with a concentration that is higher than that of thesubstrate 802. Thediffusion regions bit lines FIG. 7 . Anisolation layer 820 runs on the top of eachdiffusion region isolation layer 820 may be an oxide isolation. A floatinggate 710 is placed between thediffusion regions control gate 712. The floatinggate 710 is separated from thecontrol gate 712 by an isolatinglayer 818. The operations of thememory cell 702 are the same as described above forFIG. 2 . -
FIG. 8B is a cross sectional view of an alternative embodiment of thememory cell 702 shown inFIG. 7 taken along line 8-8, where shallow trench isolations (STI) 902 are used to isolate memory cells in the same memory row. TheSTI 902 isolates a bit line from an adjacent bit line and reduces bit line loading coming from the adjacent bit lines.FIG. 9 is a cross sectional view of thememory cell 702 shown inFIG. 7 taken along line 9-9. It is shown achannel stop implant 720. Thechannel stop implants 720 define the channel for a transistor in each memory cell. - The thickness of each gate (control gate, and floating gate) depends on the manufacturing process; currently most common thickness is about 3000 Angstroms or 0.3 micron. The thickness of the
tunnel channel tunnel channel - Although, the present application is described for Flash EEPROMs, it is understood that the invention is equally applicable for one-time-programmable (OTP) memories, multiple-time-programmable (MTP) memories, and other non-volatile memories.
- While the invention has been particularly shown and described with reference to a preferred embodiment thereof, it will be understood by those skilled in the art that various changes in form and detail may be made without departing from the spirit and scope of the present invention as set forth in the following claims. Furthermore, although elements of the invention may be described or claimed in the singular, the plural is contemplated unless limitation to the singular is explicitly stated.
Claims (21)
1-49. (canceled)
50. An electrically erasable programmable memory device, comprising:
a first semiconductor layer doped with a first dopant at a first concentration;
a second semiconductor layer, adjacent the first semiconductor layer, doped with a second dopant that has an opposite electrical characteristic than the first dopant, the second semiconductor layer having a top side;
a first diffusion region and a second diffusion region embedded in the top side of the second semiconductor layer and defining a first channel region therebetween, each diffusion region being doped with the first dopant in a second concentration greater than the first concentration;
a floating gate, comprising a conductive material, disposed adjacent the first diffusion region and above the first channel region and separated therefrom by a first insulator region, the floating gates capable of storing electrical charge; and
a control gate, comprising a conductive material, disposed laterally adjacent the floating gate on at least two sides of the floating gate and separated therefrom by a vertical insulator layer, the control gate being disposed above the first channel region and separated therefrom by a second insulator region.
51. The memory device of claim 50 , wherein the first dopant has a P-type characteristic and the second dopant has an N-type characteristic.
52. The memory device of claim 50 , wherein the first dopant has an N-type characteristic and the second dopant has a P-type characteristic.
53. The memory device of claim 50 , wherein the first insulator region has a thickness that allows tunneling of charge between the floating gate and the first channel region.
54. The memory device of claim 53 , wherein the thickness is between 70 angstroms and 110 angstroms.
55. The memory device of claim 50 , wherein the vertical insulator is made from a silicon dioxide having a thickness that prevents leakage between the floating gate and the control gate.
56. The memory device of claim 50 , wherein the vertical insulator is made from an oxide-nitrite-oxide material having a thickness that prevents leakage between the floating gate and the control gate.
57. The memory device of claim 50 , wherein the control gate is wrapped by a spacer.
58. The memory device of claim 50 , wherein the second diffusion is in contact with a vertical connector, the vertical connector being separated from the control gate by a second vertical insulator.
59. The memory device of claim 58 , wherein charge is transported from the first channel region to the floating gate when a first combination of voltages is are applied to the first diffusion region, the second diffusion region, the control gate, and the second semiconductor layer.
60. The memory device of claim 59 , wherein the first combination of voltages are applied according to a method which:
applying a positive high voltage to the second semiconductor layer;
applying a positive high voltage to the first diffusion region;
applying zero voltage to the second diffusion region; and
applying to the control gate a positive decreasing voltage for a first time period, followed by an increasing voltage for a second time period.
61. The memory device of claim 59 , wherein the first combination of voltages are applied according to a method which comprises:
applying a positive voltage between 1 V and a programming voltage to the control gate;
applying a zero voltage to the first diffusion region;
applying a positive high voltage to the second diffusion region; and
applying a positive voltage between 0V to a supply voltage to the second semiconductor layer.
62. The memory device of claim 58 , wherein charge inside the floating gate can be determined when a first combination of voltages is are applied to the first diffusion region, and the control gate.
63. The memory device of claim 62 , wherein the first combination of voltages are applied according to a method which comprises:
applying a supply voltage to the second semiconductor layer; applying the supply voltage to the first diffusion region; and
applying a voltage between −2V and the supply voltage to the control gate.
64. The memory device of claim 50 , wherein the first diffusion is in contact with a vertical connector, the vertical connector being separated from the floating gate by a second vertical insulator.
65. The memory device of claim 64 , wherein charge is transported from the first channel region to the floating gate when a second combination of voltages are applied to the first diffusion region, the control gate, and the second semiconductor layer.
66. The memory device of claim 65 , wherein the second combination of voltages are applied according to a method which comprises:
applying a positive high voltage to the control gate; applying a negative voltage to the first diffusion region; and
applying a supply voltage to the second semiconductor layer.
67. The memory device of claim 65 , wherein the second combination of voltages are applied according to a method which comprises:
applying a positive high voltage to the control gate;
applying a negative voltage to the first diffusion region; and
applying a negative voltage to the second semiconductor layer.
68. The memory device of claim 50 , wherein charge is transported from the floating gate to the first channel area when a third combination of voltages is are applied to the second semiconductor layer, the control gate, and the first diffusion region
69. The memory device of claim 68 , wherein the third combination of voltages are applied according to a method which comprises:
applying a negative voltage to the control gate;
applying a high positive voltage to the second semiconductor layer; and
applying a positive high voltage to the first diffusion region.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/851,913 US20070297246A1 (en) | 2004-03-11 | 2007-09-07 | Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/798,138 US7276759B1 (en) | 2004-03-11 | 2004-03-11 | Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling |
US11/851,913 US20070297246A1 (en) | 2004-03-11 | 2007-09-07 | Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/798,138 Continuation US7276759B1 (en) | 2004-03-11 | 2004-03-11 | Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling |
Publications (1)
Publication Number | Publication Date |
---|---|
US20070297246A1 true US20070297246A1 (en) | 2007-12-27 |
Family
ID=38535777
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/798,138 Expired - Fee Related US7276759B1 (en) | 2004-03-11 | 2004-03-11 | Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling |
US11/851,913 Abandoned US20070297246A1 (en) | 2004-03-11 | 2007-09-07 | Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/798,138 Expired - Fee Related US7276759B1 (en) | 2004-03-11 | 2004-03-11 | Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling |
Country Status (1)
Country | Link |
---|---|
US (2) | US7276759B1 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100696374B1 (en) * | 2004-10-08 | 2007-03-19 | 삼성전자주식회사 | Non-volatile memory devices and methods of forming the same |
WO2009081289A1 (en) * | 2007-12-20 | 2009-07-02 | Nxp B.V. | Semiconductor storage device, operating and manufacturing thereof |
EP2251907B1 (en) | 2009-05-14 | 2015-12-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor Storage Device and Manufacturing Method |
TWI460827B (en) | 2010-03-31 | 2014-11-11 | Taiwan Memory Company | Method of manufacturing flash memory cell |
US8575683B1 (en) * | 2012-05-16 | 2013-11-05 | United Microelectronics Corp. | Semiconductor device and method of fabricating the same |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4959812A (en) * | 1987-12-28 | 1990-09-25 | Kabushiki Kaisha Toshiba | Electrically erasable programmable read-only memory with NAND cell structure |
US4980861A (en) * | 1987-01-16 | 1990-12-25 | Microchip Technology Incorporated | NAND stack ROM |
US5414693A (en) * | 1991-08-29 | 1995-05-09 | Hyundai Electronics Industries Co., Ltd. | Self-aligned dual-bit split gate (DSG) flash EEPROM cell |
US5427968A (en) * | 1994-04-13 | 1995-06-27 | United Microelectronics Corp. | Split-gate flash memory cell with separated and self-aligned tunneling regions |
US5949711A (en) * | 1996-09-26 | 1999-09-07 | Waferscale Integration, Inc. | Dual bit memory cell |
US6191975B1 (en) * | 1998-12-22 | 2001-02-20 | Kabushiki Kaisha Toshiba | Non-volatile NAND type semiconductor memory device with stacked gate memory cells and a stacked gate select transistor |
US6462375B1 (en) * | 2002-04-01 | 2002-10-08 | Silicon Based Technology Corp. | Scalable dual-bit flash memory cell and its contactless flash memory array |
US6765260B1 (en) * | 2003-03-11 | 2004-07-20 | Powerchip Semiconductor Corp. | Flash memory with self-aligned split gate and methods for fabricating and for operating the same |
US6803276B2 (en) * | 2001-01-31 | 2004-10-12 | Samsung Electronics Co., Ltd. | Semiconductor device having a flash memory cell and fabrication method thereof |
-
2004
- 2004-03-11 US US10/798,138 patent/US7276759B1/en not_active Expired - Fee Related
-
2007
- 2007-09-07 US US11/851,913 patent/US20070297246A1/en not_active Abandoned
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4980861A (en) * | 1987-01-16 | 1990-12-25 | Microchip Technology Incorporated | NAND stack ROM |
US4959812A (en) * | 1987-12-28 | 1990-09-25 | Kabushiki Kaisha Toshiba | Electrically erasable programmable read-only memory with NAND cell structure |
US5414693A (en) * | 1991-08-29 | 1995-05-09 | Hyundai Electronics Industries Co., Ltd. | Self-aligned dual-bit split gate (DSG) flash EEPROM cell |
US5427968A (en) * | 1994-04-13 | 1995-06-27 | United Microelectronics Corp. | Split-gate flash memory cell with separated and self-aligned tunneling regions |
US5949711A (en) * | 1996-09-26 | 1999-09-07 | Waferscale Integration, Inc. | Dual bit memory cell |
US6191975B1 (en) * | 1998-12-22 | 2001-02-20 | Kabushiki Kaisha Toshiba | Non-volatile NAND type semiconductor memory device with stacked gate memory cells and a stacked gate select transistor |
US6803276B2 (en) * | 2001-01-31 | 2004-10-12 | Samsung Electronics Co., Ltd. | Semiconductor device having a flash memory cell and fabrication method thereof |
US6462375B1 (en) * | 2002-04-01 | 2002-10-08 | Silicon Based Technology Corp. | Scalable dual-bit flash memory cell and its contactless flash memory array |
US6765260B1 (en) * | 2003-03-11 | 2004-07-20 | Powerchip Semiconductor Corp. | Flash memory with self-aligned split gate and methods for fabricating and for operating the same |
Also Published As
Publication number | Publication date |
---|---|
US7276759B1 (en) | 2007-10-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7834388B2 (en) | Memory array of non-volatile electrically alterable memory cells for storing multiple data | |
CN108206186B (en) | Single polysilicon non-volatile memory cell structure with erase element | |
US6191975B1 (en) | Non-volatile NAND type semiconductor memory device with stacked gate memory cells and a stacked gate select transistor | |
US6696724B2 (en) | Two-transistor flash cell | |
US7682907B2 (en) | Non-volatile memory integrated circuit | |
US6438030B1 (en) | Non-volatile memory, method of manufacture, and method of programming | |
EP0819308B1 (en) | Flash programming of flash eeprom array | |
US20060273378A1 (en) | Bidirectional split gate nand flash memory structure and array, method of programming, erasing and reading thereof, and method of manufacturing | |
KR20020092114A (en) | SONOS cell eliminating drain turn-on phenomenon and over- erase phenomenon, non-volatile memory device having SONOS cell and the method of processing non-volatile memory device SONOS cell | |
JPH08340057A (en) | Trench eprom | |
WO2004044921A2 (en) | Nonvolatile memory array using unified cell structure in divided-well allowing write operation with no disturb | |
JP2001526834A (en) | Flash EEPROM cell capable of miniaturization, method of manufacturing the same, and method of operating the same | |
JPH11204763A (en) | Nonvolatile storage and its operating method and manufacture | |
US20070297246A1 (en) | Non-volatile electrically alterable semiconductor memory with control and floating gates and side-wall coupling | |
US20060081910A1 (en) | Non-volatile electrically alterable memory cell for storing multiple data and an array thereof | |
US6346443B1 (en) | Non-volatile semiconductor memory device | |
US6222769B1 (en) | Nonvolatile semiconductor storage device having buried electrode within shallow trench | |
US5017980A (en) | Electrically-erasable, electrically-programmable read-only memory cell | |
CN113160871B (en) | Non-volatile memory structure based on deep P-well process | |
US5134449A (en) | Nonvolatile memory cell with field-plate switch | |
US5156991A (en) | Fabricating an electrically-erasable, electrically-programmable read-only memory having a tunnel window insulator and thick oxide isolation between wordlines | |
US5012307A (en) | Electrically-erasable, electrically-programmable read-only memory | |
KR20040035867A (en) | Flash memory cell with entrenched floating gate and method for operating said flash memory cell | |
WO2007001595A2 (en) | Non-volatile electrically alterable memory cell for storing multiple data and an array thereof | |
US5081055A (en) | Method of making electrically-erasable, electrically-programmable read-only memory cell having a tunnel window insulator and forming implanted regions for isolation between wordlines |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: SOOCHOW CAPITAL, LLC, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NANOSTAR CORPORATION;REEL/FRAME:029558/0169 Effective date: 20121206 |