US20080107120A1 - Switch fabric access scheduler - Google Patents

Switch fabric access scheduler Download PDF

Info

Publication number
US20080107120A1
US20080107120A1 US12/004,824 US482407A US2008107120A1 US 20080107120 A1 US20080107120 A1 US 20080107120A1 US 482407 A US482407 A US 482407A US 2008107120 A1 US2008107120 A1 US 2008107120A1
Authority
US
United States
Prior art keywords
link
switch fabric
queue
providing access
recited
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/004,824
Inventor
Nelson Willhite
Mike Noll
Robert Martin
Akhil Duggal
Craig Lindberg
Thomas Jones
Srinivas Komidi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US12/004,824 priority Critical patent/US20080107120A1/en
Publication of US20080107120A1 publication Critical patent/US20080107120A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/30Peripheral units, e.g. input or output ports
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/10Flow control; Congestion control
    • H04L47/18End to end
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/10Flow control; Congestion control
    • H04L47/26Flow control; Congestion control using explicit feedback to the source, e.g. choke packets
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/10Flow control; Congestion control
    • H04L47/30Flow control; Congestion control in combination with information about buffer occupancy at either end or at transit nodes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/50Queue scheduling
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00Traffic control in data switching networks
    • H04L47/50Queue scheduling
    • H04L47/62Queue scheduling characterised by scheduling criteria
    • H04L47/621Individual queue per connection or flow, e.g. per VC
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/10Packet switching elements characterised by the switching fabric construction
    • H04L49/104Asynchronous transfer mode [ATM] switching fabrics
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/15Interconnection of switching modules
    • H04L49/1515Non-blocking multistage, e.g. Clos
    • H04L49/153ATM switching fabrics having parallel switch planes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5625Operations, administration and maintenance [OAM]
    • H04L2012/5627Fault tolerance and recovery
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/50Overload detection or protection within a single switching element

Definitions

  • a queue scheduler determines the order in which the queues are to be serviced. Data in a queue scheduled to be serviced are sent to one or more links associated with a switch fabric. In some cases, the queue scheduler uses a round robin (RR) scheme that gives each of the queues equal opportunity to be serviced. In some cases, in order to control the quality of service (QOS) and groom traffic, the queue scheduler uses a weighted round robin (WRR) scheme that services the queues with different priority levels.
  • RR round robin
  • WRR weighted round robin
  • the weighted round robin scheduler offers good grooming of the source traffic when the switch fabric receiving the traffic data has no congestion, problems may arise when the switch fabric experiences congestion. Upon detecting heavy traffic on any of its links, the switch fabric sends back congestion signals indicating that traffic to the congested links should be reduced.
  • the queue scheduler typically reduces traffic by not servicing the queues associated with the congested links; however, this may cause queue starvation and interruption of the expected grooming. As a result, the service quality of time sensitive applications such as audio/video streaming and voice over IP may be degraded. It would be desirable to have a technique that would prevent the queue starvation problem and ameliorate the interruption to traffic grooming when there is high volume of traffic on one or more links.
  • FIG. 1 is a block diagram illustrating a switch fabric access component according to one embodiment.
  • FIG. 2A is a block diagram illustrating a switch fabric access component with a queue scheduler operating in aggregate mode according to one embodiment.
  • FIG. 2B is a diagram illustrating a switch fabric access component with a queue scheduler operating in link-specific mode according to one embodiment.
  • FIG. 3 is a flowchart illustrating a queue selection process in link specific mode according to one embodiment.
  • FIG. 4 is a flowchart illustrating the queue scheduler operation in a link specific mode according to another embodiment.
  • FIGS. 5A-5B are diagrams illustrating a data structure used by a queue scheduler according to one embodiment.
  • the invention can be implemented in numerous ways, including as a process, an apparatus, a system, a composition of matter, a computer readable medium such as a computer readable storage medium or a computer network wherein program instructions are sent over optical or communication links.
  • these implementations, or any other form that the invention may take, may be referred to as techniques.
  • a component such as a processor or a memory described as being configured to perform a task includes both a general component that is temporarily configured to perform the task at a given time or a specific component that is manufactured to perform the task.
  • the order of the steps of disclosed processes may be altered within the scope of the invention.
  • the term ‘processor’ refers to one or more devices, circuits, and/or processing cores configured to process data, such as computer program instructions.
  • a queue to be serviced by a link to the switch fabric is determined using link-specific scheduling information.
  • a dual mode queue scheduler is used to schedule queues. In a first scheduling mode, scheduling data that is not specific to a link is used to determine the queue to be serviced. In a second scheduling mode, scheduling data specific to the link is used to determine the queue to be serviced.
  • the scheduling data used may comprise one or more state variables, such as index and round variables such as may be used in a weighted round robin scheme.
  • sets of scheduling data are arranged in a ring and a scheduler reads the scheduling data from a prescribed position in the ring.
  • the ring In the first mode, the ring remains stationary and only one set of variables, in that mode not specific to any one link, is used. In a second mode, the ring is rotated with each scheduling decision, and a different set of scheduling information, each set specific to a particular link is stored in each position in the ring.
  • FIG. 1 is a block diagram illustrating a switch fabric access component according to one embodiment.
  • a switch fabric access component 100 includes a buffer 102 , a queue scheduler 104 , a link scheduler 106 , and a buffer engine 108 .
  • the switch fabric access component may be implemented as an integrated circuit, a programmable array, a software process or firmware code running on a processor, or any other appropriate software/hardware combination.
  • a striped switch fabric is employed where the packets are divided into fixed sized cells that are stored in the buffer queues and sent into the switch fabric in parallel over a plurality of serial links to the switch fabric.
  • a non-striped switch fabric is employed and the packets are not divided into cells and sent into the switch fabric in parallel over a plurality of serial links. The techniques described herein are applicable to both striped and non-striped architectures.
  • data packets received on input interface 110 are sent to buffer 102 , which stores the data packets in multiple queues.
  • the assignment to queues is based on data included in a received packet, such as data associated with a particular sender or service.
  • the data in the buffer may be transferred as described below via links 114 , 118 and 122 to switches 112 , 116 and 120 , respectively.
  • the switches comprise a network switch fabric to which the switch fabric access component 100 is configured to provide access. Other embodiments may have more or fewer switch elements comprising the switch fabric.
  • a switch fabric refers to a component or set of components used to make connections between inputs and outputs. The numbers of switches and links are implementation dependent.
  • a single component such as a single integrated circuit, may comprise multiple switch elements and multiple links may transfer data to a single switch fabric component.
  • Link scheduler 106 determines which link should be used to transfer data next.
  • Link scheduler 106 may use RR or WRR schemes as well as any other appropriate technique for scheduling links.
  • Link scheduler 106 notifies queue scheduler 104 once the scheduled link becomes available so that the queue scheduler may determine a queue to be serviced by that link. Details of the queue scheduler are discussed below.
  • Buffer engine 108 then retrieves data from the scheduled queue and sends the data to the available link. The amount of data to be retrieved from the scheduled queue depends on implementation.
  • the buffer engine retrieves a cell fragment from the scheduled queue and sends it to the link; in some non-striped systems, the buffer engine retrieves an entire cell from the scheduled queue and sends the cell to the link.
  • the buffer engine may be implemented as a separate component or functional block, or as part of one of the schedulers.
  • queue scheduler 104 may implement a single scheduling process used to schedule queues to be serviced by one or more links.
  • a scheduling process refers to a process used to determine the next queue to be serviced. It may be implemented in any appropriate manner, including being built into a logic circuit, being embedded in a chip, being loaded into memory or firmware, or combinations thereof.
  • queue scheduler 104 implements multiple scheduling processes. In some such embodiments, each scheduling process corresponds to a link to the switch fabric, and the scheduling process is responsible for scheduling a queue to send data to its corresponding link.
  • the individual scheduling processes may employ techniques such as round robin, weighted round robin, or any other appropriate techniques to accomplish scheduling.
  • FIG. 2A is a block diagram illustrating a switch fabric access component with a queue scheduler operating in aggregate mode according to one embodiment.
  • buffer 102 maintains a set of queues such as queues A, B, and C. The number of queues maintained in the buffer is implementation dependent and may vary for different embodiments.
  • Queue scheduler 104 which is operating in aggregate mode in this example, includes one scheduling process 200 . In some embodiments, the scheduling process determines the next queue to be serviced based on certain scheduling information. For example, in a WRR scheduling process, the scheduling information includes state variables I and R, representing the index variable and the round variable, respectively.
  • WRR scheduling scheme and state variables I and R
  • WFQ weighted fair queueing
  • DRR deficit round robih
  • SP strict priority
  • RR round robin
  • the order in which the queues are serviced is shown in a queue selection sequence 210 .
  • a queue selection sequence 210 Each time a queue is serviced, available data from this queue is sent to the next available link.
  • the scheduling information used to determine which queue should be serviced is not link specific.
  • the same set of state variables I and R are used for all the links, although the values may change during scheduling. Note that while in FIG. 2A the data is shown for purposes of illustration and simplicity to flow from the queue scheduler to the links, in some embodiment a separate buffer engine, such as the buffer engine 108 of FIG. 1 , is provided to read data from the scheduled queue and provide the read data to the corresponding link.
  • FIG. 2B is a diagram illustrating a switch fabric access component with a queue scheduler operating in link-specific mode according to one embodiment.
  • link-specific mode scheduling information specific to a link is used to perform queue scheduling for the link.
  • a single queue scheduler 104 implements multiple scheduling processes.
  • Scheduling processes 202 , 204 , 206 correspond to links 0 , 1 and 2 , respectively.
  • the scheduling processes run in parallel in this case.
  • the separate link-specific scheduling processes may be implemented using a single queue scheduler, as opposed to a separate scheduler for each link, through time sharing techniques, as described more fully below.
  • the scheduling process may also be implemented using multiple queue schedulers.
  • a selection scheduler 212 selects an appropriate scheduling process among the multiple scheduling processes.
  • the selection scheduler is a round robin scheduler that sequentially selects the scheduling processes.
  • the selection scheduler is responsive to an input received from a link scheduler, such as the link scheduler 106 of FIG. 1 , and selects the scheduling process that corresponds to the link identified by the link scheduler as the next link to be scheduled.
  • the link scheduler selects the scheduling process directly.
  • the scheduling processes such as 202 , 204 , 206 each have their own set of state variables (I 0 , R 0 ), (I 1 , R 1 ), (I 2 , R 2 ), respectively.
  • these state variables are link specific. For example, each time scheduling process 202 is scheduled to run, its corresponding state variables I 0 and R 0 are used to select a queue and their values are updated. Accordingly, a queue selection sequence 222 can be obtained for link 0 , in which every selection in the sequence (A, B, C, etc.) is determined based on the state variable values at the time the selection is made. Similarly, scheduling process 204 and its corresponding state variables, I 1 and R 1 , provide link 1 with a selection sequence 224 , and scheduling process 206 uses its corresponding state variables I 2 and R 2 to provide a selection sequence 226 for link 2 .
  • the scheduling process for that link when congestion is present on a link to the switch fabric, that link may not be available to service queues affected by the congestion for a time.
  • the scheduling process for that link if a link is experiencing congestion with respect to one or more queues, the scheduling process for that link is configured to continue to service queues not affected by the congestion.
  • the scheduling processes for non-congested links operate according to their scheduling sequence as usual and the queues are serviced with approximately the same frequency as before, thus the quality of service and desired traffic grooming effects are maintained.
  • certain rhythmic traffic and congestion patterns may result in a particular queue not being serviced for an unacceptable interval.
  • Providing a separate scheduling process for each link as illustrated in FIG. 2B may avoid such rhythmic patterns from resulting in undesired queue “starvation”.
  • the queue scheduler is a dual mode scheduler that supports both the aggregate mode and the link-specific mode.
  • the dual mode scheduler may be configurable to switch between the modes manually or automatically. For example, a command line user interface or graphic user interface may be provided to an operator, who can switch between operational modes based on observation of traffic patterns and conditions.
  • certain predetermined criteria may be used to determine which of the modes is more suitable for current traffic conditions and automate the mode selection. For example, the difference between the desired frequency of service for each queue and the actual frequency of service may be compared with a preset value. A difference greater than the preset value would indicate that some queues may be starved and the queue scheduler may switch from aggregate mode to link-specific mode. Later, when the congestion on the link eases, queue scheduler 104 may switch back to aggregate mode from link-specific mode since data transferred in aggregate mode can have characteristics that may be more desirable, such as lower “jitter”.
  • FIG. 3 is a flowchart illustrating a queue selection process in link specific mode according to one embodiment.
  • the scheduling information specific to a selected link is determined ( 300 ).
  • a queue to be serviced by the link is then selected using the scheduling information ( 302 ).
  • the link specific scheduling information such as the values for the state variables I 0 , R 0 , if link 0 is being scheduled are determined ( 300 )
  • the corresponding scheduling process can select the queue to be serviced by the link based on the state variables ( 302 ).
  • FIG. 4 is a flowchart illustrating the queue scheduler operation in a link specific mode according to another embodiment.
  • a queue selection operation is initiated ( 400 ).
  • a link scheduler such as 106 of FIG. 1 may determine that a link is available and notifies the queue scheduler to initiate the queue selection operation.
  • One or more state variables are read from a designated location ( 402 ).
  • state variables include the index I and the round R.
  • the designated location may be a register, a memory location, a specific position in a data structure, or any other appropriate software/hardware location from which the state variables may be stored and retrieved.
  • the state variables read from the designated location are specific to the link currently available to receive data from the queues.
  • the state variables are then used to select a queue ( 404 ).
  • the selected queue is then serviced ( 405 ).
  • the available data in the queue are transferred from the selected queue to the link that is ready to receive data.
  • Updated values are then calculated for the state variables of the scheduling process ( 406 ).
  • the updated values will be used for the queue selection process the next time the same link is scheduled to receive data.
  • the updated state variables are then stored ( 408 ).
  • the updated state variables are stored in the designated location from which the state variables are initially read.
  • the updated state variables are stored to a different location that is offset from the designated location. The offset may be fixed or determined dynamically.
  • the updated state variables are then moved to another location in order to make the designated location available for the next queue selection operation ( 410 ).
  • the state variables for the next link to be served are then loaded into a designated location ( 412 ).
  • calculating and storing the updated state variable values do not necessarily have to occur prior to loading the state variables for the next link.
  • calculating and storing the values may occur concurrently with processing queues and/or loading the state variables for the next link, or after the queue has been processed and the state variables for the next link have been loaded.
  • step 412 may be repeated each time a scheduling decision is made.
  • the order of the steps of the process shown in FIG. 4 may vary, and in particular the order of steps 408 , 410 , and 412 may be different than the order shown in FIG. 4 .
  • FIGS. 5A-5B are diagrams illustrating a data structure used by a queue scheduler according to one embodiment.
  • Sixteen sets of link specific state variables Ii and Ri are maintained, with subscript i ranging from 0 - 15 , corresponding to links 0 - 15 respectively.
  • the state variable sets are arranged in a ring 550 .
  • the ring includes 16 slots, labeled 500 through 515 , and each slot stores a single I and R pair.
  • the labeling of the slots is for the purpose of illustration only; the labels may vary in some embodiments or be omitted.
  • the queue scheduler always reads the state variables from a designated location. In this example, the designated location is slot 500 .
  • the ring is arranged in such a way that it may rotate.
  • the ring is implemented as a shift register.
  • the ring rotates counterclockwise so that the link specific variables associated with link 1 can shift to the slot previously occupied by the state variables associated with link 0 , state variables associated with link 0 can shift to the slot next to it that previously stored the state variables associated with link 15 , and so on. Clockwise shifting may also be used in some embodiments.
  • state variables I 0 and R 0 are currently stored in slot 500 and are used to determine the queue to be serviced by link 0 .
  • the ring configuration after the queue selection for link 0 has been made is shown in FIG. 5B .
  • the ring rotates so that the state variables corresponding to link 1 are shifted into slot 500 .
  • the state variables for link 0 are updated, and the updated values are represented as I 0 ′, R 0 ′.
  • I 1 and R 1 are read from the designated slot 500 and used to determine which queue should be selected. Accordingly, the ring continues to rotate as links are scheduled to transfer data.
  • the state variables corresponding to link 0 again shifts back to slot 500 and the cycle repeats.
  • the updated state variable values may not be available to be stored in the designated slot 500 prior to the ring being advanced, e.g., to enable the selection process for link 1 to proceed if link 1 is ready to receive data before the updated state variable values have been calculated for link 0 .
  • the updated values for the state variable may be stored in the designated location after the ring has already advanced.
  • the absolute position of the state variables for a particular link is not important so long as the relative position of each set of state variables with respect to the set of state variables that precede and follow it is maintained and/or known.
  • certain slot(s) in the ring that are not updated may be omitted.
  • slot 515 is not updated.
  • slot 515 becomes part of the pipeline or logic used to calculate the new state values and is omitted from the ring.
  • the queue scheduler is a dual mode queue scheduler.
  • ring 550 When operating in link-specific mode, ring 550 rotates and link specific information is obtained from the designated slot location 500 , as described above.
  • ring 550 When operating in aggregate mode, ring 550 is locked in place and does not rotate. Each time a link becomes available for data transfer, the same I and R pair is read from slot 500 to determine which queue to select. The values for I and R are then updated and stored back to slot 500 .

Abstract

A switch fabric access scheduler is disclosed. An indication is received that a link included in a plurality of links to the switch fabric is next in order to be serviced by a queue scheduling process common to the plurality of links. The queue scheduling process common to the plurality of links is used to determine, in a manner at least partly independent of each other link in the plurality, a queue to be serviced by the link.

Description

    CROSS REFERENCE TO OTHER APPLICATIONS
  • This application is a continuation of co-pending U.S. patent application Ser. No. 10/740,720, entitled SWITCH FABRIC ACCESS SCHEDULER filed Dec. 18, 2003, which is incorporated herein by reference for all purposes, which claims priority to U.S. Provisional Application No. 60/465,654, entitled AN IMPROVED NETWORK SWITCH FABRIC ACCESS INTEGRATED CIRCUIT filed Apr. 25, 2003, which is incorporated herein by reference for all purposes.
  • BACKGROUND OF THE INVENTION
  • In a packet switched communication system such as a router, a switch or other appropriate networking devices, there is often a need to exchange data between the network and the switch fabric of the system. Typically, data received from the network is buffered in a number of queues. A queue scheduler determines the order in which the queues are to be serviced. Data in a queue scheduled to be serviced are sent to one or more links associated with a switch fabric. In some cases, the queue scheduler uses a round robin (RR) scheme that gives each of the queues equal opportunity to be serviced. In some cases, in order to control the quality of service (QOS) and groom traffic, the queue scheduler uses a weighted round robin (WRR) scheme that services the queues with different priority levels.
  • Although the weighted round robin scheduler offers good grooming of the source traffic when the switch fabric receiving the traffic data has no congestion, problems may arise when the switch fabric experiences congestion. Upon detecting heavy traffic on any of its links, the switch fabric sends back congestion signals indicating that traffic to the congested links should be reduced. The queue scheduler typically reduces traffic by not servicing the queues associated with the congested links; however, this may cause queue starvation and interruption of the expected grooming. As a result, the service quality of time sensitive applications such as audio/video streaming and voice over IP may be degraded. It would be desirable to have a technique that would prevent the queue starvation problem and ameliorate the interruption to traffic grooming when there is high volume of traffic on one or more links.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Various embodiments of the invention are disclosed in the following detailed description and the accompanying drawings.
  • FIG. 1 is a block diagram illustrating a switch fabric access component according to one embodiment.
  • FIG. 2A is a block diagram illustrating a switch fabric access component with a queue scheduler operating in aggregate mode according to one embodiment.
  • FIG. 2B is a diagram illustrating a switch fabric access component with a queue scheduler operating in link-specific mode according to one embodiment.
  • FIG. 3 is a flowchart illustrating a queue selection process in link specific mode according to one embodiment.
  • FIG. 4 is a flowchart illustrating the queue scheduler operation in a link specific mode according to another embodiment.
  • FIGS. 5A-5B are diagrams illustrating a data structure used by a queue scheduler according to one embodiment.
  • DETAILED DESCRIPTION
  • The invention can be implemented in numerous ways, including as a process, an apparatus, a system, a composition of matter, a computer readable medium such as a computer readable storage medium or a computer network wherein program instructions are sent over optical or communication links. In this specification, these implementations, or any other form that the invention may take, may be referred to as techniques. A component such as a processor or a memory described as being configured to perform a task includes both a general component that is temporarily configured to perform the task at a given time or a specific component that is manufactured to perform the task. In general, the order of the steps of disclosed processes may be altered within the scope of the invention. As used herein, the term ‘processor’ refers to one or more devices, circuits, and/or processing cores configured to process data, such as computer program instructions.
  • A detailed description of one or more embodiments of the invention is provided below along with accompanying figures that illustrate the principles of the invention. The invention is described in connection with such embodiments, but the invention is not limited to any embodiment. The scope of the invention is limited only by the claims and the invention encompasses numerous alternatives, modifications and equivalents. Numerous specific details are set forth in the following description in order to provide a thorough understanding of the invention. These details are provided for the purpose of example and the invention may be practiced according to the claims without some or all of these specific details. For the purpose of clarity, technical material that is known in the technical fields related to the invention has not been described in detail so that the invention is not unnecessarily obscured.
  • A technique for providing switch fabric access is disclosed. In some embodiments, a queue to be serviced by a link to the switch fabric is determined using link-specific scheduling information. In some embodiments, a dual mode queue scheduler is used to schedule queues. In a first scheduling mode, scheduling data that is not specific to a link is used to determine the queue to be serviced. In a second scheduling mode, scheduling data specific to the link is used to determine the queue to be serviced. The scheduling data used may comprise one or more state variables, such as index and round variables such as may be used in a weighted round robin scheme. In some embodiments, sets of scheduling data are arranged in a ring and a scheduler reads the scheduling data from a prescribed position in the ring. In the first mode, the ring remains stationary and only one set of variables, in that mode not specific to any one link, is used. In a second mode, the ring is rotated with each scheduling decision, and a different set of scheduling information, each set specific to a particular link is stored in each position in the ring.
  • FIG. 1 is a block diagram illustrating a switch fabric access component according to one embodiment. In this example, a switch fabric access component 100 includes a buffer 102, a queue scheduler 104, a link scheduler 106, and a buffer engine 108. The switch fabric access component may be implemented as an integrated circuit, a programmable array, a software process or firmware code running on a processor, or any other appropriate software/hardware combination. In some embodiments, a striped switch fabric is employed where the packets are divided into fixed sized cells that are stored in the buffer queues and sent into the switch fabric in parallel over a plurality of serial links to the switch fabric. In some embodiments, a non-striped switch fabric is employed and the packets are not divided into cells and sent into the switch fabric in parallel over a plurality of serial links. The techniques described herein are applicable to both striped and non-striped architectures.
  • In the embodiment illustrated in FIG. 1, data packets received on input interface 110 are sent to buffer 102, which stores the data packets in multiple queues. In some embodiments, the assignment to queues is based on data included in a received packet, such as data associated with a particular sender or service. The data in the buffer may be transferred as described below via links 114, 118 and 122 to switches 112, 116 and 120, respectively. The switches comprise a network switch fabric to which the switch fabric access component 100 is configured to provide access. Other embodiments may have more or fewer switch elements comprising the switch fabric. As used herein, a switch fabric refers to a component or set of components used to make connections between inputs and outputs. The numbers of switches and links are implementation dependent. In some embodiments, a single component, such as a single integrated circuit, may comprise multiple switch elements and multiple links may transfer data to a single switch fabric component. Link scheduler 106 determines which link should be used to transfer data next. Link scheduler 106 may use RR or WRR schemes as well as any other appropriate technique for scheduling links. Link scheduler 106 notifies queue scheduler 104 once the scheduled link becomes available so that the queue scheduler may determine a queue to be serviced by that link. Details of the queue scheduler are discussed below. Buffer engine 108 then retrieves data from the scheduled queue and sends the data to the available link. The amount of data to be retrieved from the scheduled queue depends on implementation. For example, in some striped systems, the buffer engine retrieves a cell fragment from the scheduled queue and sends it to the link; in some non-striped systems, the buffer engine retrieves an entire cell from the scheduled queue and sends the cell to the link. The buffer engine may be implemented as a separate component or functional block, or as part of one of the schedulers.
  • In some embodiments, queue scheduler 104 may implement a single scheduling process used to schedule queues to be serviced by one or more links. As used herein, a scheduling process refers to a process used to determine the next queue to be serviced. It may be implemented in any appropriate manner, including being built into a logic circuit, being embedded in a chip, being loaded into memory or firmware, or combinations thereof. In some embodiments, queue scheduler 104 implements multiple scheduling processes. In some such embodiments, each scheduling process corresponds to a link to the switch fabric, and the scheduling process is responsible for scheduling a queue to send data to its corresponding link. The individual scheduling processes may employ techniques such as round robin, weighted round robin, or any other appropriate techniques to accomplish scheduling.
  • FIG. 2A is a block diagram illustrating a switch fabric access component with a queue scheduler operating in aggregate mode according to one embodiment. In this example, buffer 102 maintains a set of queues such as queues A, B, and C. The number of queues maintained in the buffer is implementation dependent and may vary for different embodiments. Queue scheduler 104, which is operating in aggregate mode in this example, includes one scheduling process 200. In some embodiments, the scheduling process determines the next queue to be serviced based on certain scheduling information. For example, in a WRR scheduling process, the scheduling information includes state variables I and R, representing the index variable and the round variable, respectively. Although the examples in this specification discuss extensively the use of WRR scheduling scheme and state variables I and R, other scheduling schemes such as weighted fair queueing (WFQ), deficit round robih (DRR), strict priority (SP), round robin (RR), etc., and the corresponding variables may also be used.
  • In the example shown in FIG. 2A, the order in which the queues are serviced is shown in a queue selection sequence 210. Each time a queue is serviced, available data from this queue is sent to the next available link. In aggregate mode, the scheduling information used to determine which queue should be serviced is not link specific. The same set of state variables I and R are used for all the links, although the values may change during scheduling. Note that while in FIG. 2A the data is shown for purposes of illustration and simplicity to flow from the queue scheduler to the links, in some embodiment a separate buffer engine, such as the buffer engine 108 of FIG. 1, is provided to read data from the scheduled queue and provide the read data to the corresponding link.
  • FIG. 2B is a diagram illustrating a switch fabric access component with a queue scheduler operating in link-specific mode according to one embodiment. In link-specific mode, scheduling information specific to a link is used to perform queue scheduling for the link. In this example, a single queue scheduler 104 implements multiple scheduling processes. Scheduling processes 202, 204, 206 correspond to links 0, 1 and 2, respectively. The scheduling processes run in parallel in this case. The separate link-specific scheduling processes may be implemented using a single queue scheduler, as opposed to a separate scheduler for each link, through time sharing techniques, as described more fully below. The scheduling process may also be implemented using multiple queue schedulers.
  • To determine the next queue to be serviced, a selection scheduler 212 selects an appropriate scheduling process among the multiple scheduling processes. In some embodiments, the selection scheduler is a round robin scheduler that sequentially selects the scheduling processes. In some embodiments, the selection scheduler is responsive to an input received from a link scheduler, such as the link scheduler 106 of FIG. 1, and selects the scheduling process that corresponds to the link identified by the link scheduler as the next link to be scheduled. In some embodiments, the link scheduler selects the scheduling process directly. The scheduling processes such as 202, 204, 206 each have their own set of state variables (I0, R0), (I1, R1), (I2, R2), respectively. Like their corresponding scheduling processes, these state variables are link specific. For example, each time scheduling process 202 is scheduled to run, its corresponding state variables I0 and R0 are used to select a queue and their values are updated. Accordingly, a queue selection sequence 222 can be obtained for link 0, in which every selection in the sequence (A, B, C, etc.) is determined based on the state variable values at the time the selection is made. Similarly, scheduling process 204 and its corresponding state variables, I1 and R1, provide link 1 with a selection sequence 224, and scheduling process 206 uses its corresponding state variables I2 and R2 to provide a selection sequence 226 for link 2.
  • In this example, when congestion is present on a link to the switch fabric, that link may not be available to service queues affected by the congestion for a time. In some embodiments, if a link is experiencing congestion with respect to one or more queues, the scheduling process for that link is configured to continue to service queues not affected by the congestion. The scheduling processes for non-congested links operate according to their scheduling sequence as usual and the queues are serviced with approximately the same frequency as before, thus the quality of service and desired traffic grooming effects are maintained. In addition, when a single set of scheduling variables is used, as described above in connection with FIG. 2A, certain rhythmic traffic and congestion patterns may result in a particular queue not being serviced for an unacceptable interval. Providing a separate scheduling process for each link as illustrated in FIG. 2B may avoid such rhythmic patterns from resulting in undesired queue “starvation”.
  • In some embodiments, the queue scheduler is a dual mode scheduler that supports both the aggregate mode and the link-specific mode. The dual mode scheduler may be configurable to switch between the modes manually or automatically. For example, a command line user interface or graphic user interface may be provided to an operator, who can switch between operational modes based on observation of traffic patterns and conditions. In some embodiments, certain predetermined criteria may be used to determine which of the modes is more suitable for current traffic conditions and automate the mode selection. For example, the difference between the desired frequency of service for each queue and the actual frequency of service may be compared with a preset value. A difference greater than the preset value would indicate that some queues may be starved and the queue scheduler may switch from aggregate mode to link-specific mode. Later, when the congestion on the link eases, queue scheduler 104 may switch back to aggregate mode from link-specific mode since data transferred in aggregate mode can have characteristics that may be more desirable, such as lower “jitter”.
  • FIG. 3 is a flowchart illustrating a queue selection process in link specific mode according to one embodiment. The scheduling information specific to a selected link is determined (300). A queue to be serviced by the link is then selected using the scheduling information (302). For example, once the link specific scheduling information, such as the values for the state variables I0, R0, if link 0 is being scheduled are determined (300), the corresponding scheduling process can select the queue to be serviced by the link based on the state variables (302).
  • FIG. 4 is a flowchart illustrating the queue scheduler operation in a link specific mode according to another embodiment. In this embodiment, a queue selection operation is initiated (400). For example, a link scheduler such as 106 of FIG. 1 may determine that a link is available and notifies the queue scheduler to initiate the queue selection operation. One or more state variables are read from a designated location (402). For some embodiments that employ WRR scheduling scheme, such state variables include the index I and the round R. The designated location may be a register, a memory location, a specific position in a data structure, or any other appropriate software/hardware location from which the state variables may be stored and retrieved. The state variables read from the designated location are specific to the link currently available to receive data from the queues.
  • The state variables are then used to select a queue (404). The selected queue is then serviced (405). The available data in the queue are transferred from the selected queue to the link that is ready to receive data. Updated values are then calculated for the state variables of the scheduling process (406). The updated values will be used for the queue selection process the next time the same link is scheduled to receive data. The updated state variables are then stored (408). In some embodiments, the updated state variables are stored in the designated location from which the state variables are initially read. In some alternative embodiments, the updated state variables are stored to a different location that is offset from the designated location. The offset may be fixed or determined dynamically.
  • In this example, the updated state variables are then moved to another location in order to make the designated location available for the next queue selection operation (410). The state variables for the next link to be served are then loaded into a designated location (412). It should be noted that calculating and storing the updated state variable values do not necessarily have to occur prior to loading the state variables for the next link. In some embodiments, calculating and storing the values may occur concurrently with processing queues and/or loading the state variables for the next link, or after the queue has been processed and the state variables for the next link have been loaded. In one embodiment, step 412 may be repeated each time a scheduling decision is made. In some embodiments, the order of the steps of the process shown in FIG. 4 may vary, and in particular the order of steps 408, 410, and 412 may be different than the order shown in FIG. 4.
  • FIGS. 5A-5B are diagrams illustrating a data structure used by a queue scheduler according to one embodiment. In this example, there are sixteen links numbered 0-15 connected with the switch fabric. Sixteen sets of link specific state variables Ii and Ri are maintained, with subscript i ranging from 0-15, corresponding to links 0-15 respectively. The state variable sets are arranged in a ring 550. The ring includes 16 slots, labeled 500 through 515, and each slot stores a single I and R pair. The labeling of the slots is for the purpose of illustration only; the labels may vary in some embodiments or be omitted. The queue scheduler always reads the state variables from a designated location. In this example, the designated location is slot 500.
  • The ring is arranged in such a way that it may rotate. In some embodiments, the ring is implemented as a shift register. In the example shown, the ring rotates counterclockwise so that the link specific variables associated with link 1 can shift to the slot previously occupied by the state variables associated with link 0, state variables associated with link 0 can shift to the slot next to it that previously stored the state variables associated with link 15, and so on. Clockwise shifting may also be used in some embodiments.
  • As shown in FIG. 5A, state variables I0 and R0 are currently stored in slot 500 and are used to determine the queue to be serviced by link 0. The ring configuration after the queue selection for link 0 has been made is shown in FIG. 5B. The ring rotates so that the state variables corresponding to link 1 are shifted into slot 500. Note that the state variables for link 0 are updated, and the updated values are represented as I0′, R0′. To service link 1, I1 and R1 are read from the designated slot 500 and used to determine which queue should be selected. Accordingly, the ring continues to rotate as links are scheduled to transfer data. Eventually the state variables corresponding to link 0 again shifts back to slot 500 and the cycle repeats.
  • In some embodiments, the updated state variable values may not be available to be stored in the designated slot 500 prior to the ring being advanced, e.g., to enable the selection process for link 1 to proceed if link 1 is ready to receive data before the updated state variable values have been calculated for link 0. In some such embodiments, the updated values for the state variable may be stored in the designated location after the ring has already advanced. In some such embodiments, the absolute position of the state variables for a particular link is not important so long as the relative position of each set of state variables with respect to the set of state variables that precede and follow it is maintained and/or known. In some embodiments, if the updated state variables become available sometime after the ring has already advanced, certain slot(s) in the ring that are not updated may be omitted. For example, after link 0 is scheduled, if the calculation for the link's state variables has a clock cycle delay that causes the states for link 0 to be updated when I0′, R0′ are positioned in slot 514 rather than 515, then slot 515 is not updated. In this example, slot 515 becomes part of the pipeline or logic used to calculate the new state values and is omitted from the ring.
  • In some embodiments, the queue scheduler is a dual mode queue scheduler. When operating in link-specific mode, ring 550 rotates and link specific information is obtained from the designated slot location 500, as described above. When operating in aggregate mode, ring 550 is locked in place and does not rotate. Each time a link becomes available for data transfer, the same I and R pair is read from slot 500 to determine which queue to select. The values for I and R are then updated and stored back to slot 500.
  • Although the foregoing embodiments have been described in some detail for purposes of clarity of understanding, the invention is not limited to the details provided. There are many alternative ways of implementing the invention. The disclosed embodiments are illustrative and not restrictive.

Claims (18)

1. A method of providing access to a switch fabric, comprising:
receiving an indication that a link included in a plurality of links to the switch fabric is next in order to be serviced by a queue scheduling process common to the plurality of links; and
using the queue scheduling process common to the plurality of links to determine, in a manner at least partly independent of each other link in the plurality, a queue to be serviced by the link.
2. A method of providing access to a switch fabric as recited in claim 1, wherein the plurality of queues are used to buffer data to be transferred to the switch fabric via the link.
3. A method of providing access to a switch fabric as recited in claim 1, wherein the switch fabric is a striped switch fabric.
4. A method of providing access to a switch fabric as recited in claim 1, wherein the switch fabric is a non-striped switch fabric.
5. A method of providing access to a switch fabric as recited in claim 1, wherein the scheduling processes uses for each link a link-specific set of scheduling state variables.
6. A method of providing access to a switch fabric as recited in claim 5, wherein the link-specific scheduling state variables include an index (I) variable and a round (R) variable.
7. A method of providing access to a switch fabric as recited in claim 5, further comprising updating the scheduling state variables.
8. A method of providing access to a switch fabric as recited in claim 5, further comprising determining the current value of each of one or more link-specific scheduling state variables specific to the link including by obtaining from a designated storage location the current value of each of the one or more link-specific scheduling state variables specific to the link.
9. A method of providing access to a switch fabric as recited in claim 8, wherein said designated storage location is one of a plurality of storage locations, and further comprising storing in each of said plurality of storage locations one or more scheduling state variables specific to a different one of said plurality of links.
10. A method of providing access to a switch fabric as recited in claim 9, wherein said plurality of storage locations are arranged in a ring and the method further comprises rotating the ring by shifting the data in each storage, so that the data stored in the designated location corresponds to a next link to be serviced.
11. A method of providing access to a switch fabric as recited in claim 10 further comprising updating the one or more scheduling state variables specific to the selected link.
12. A method of providing access to a switch fabric as recited in claim 1, wherein the queue scheduling process employs a weighted round robin (WRR) scheme.
13. A method of providing access to a switch fabric as recited in claim 1, wherein the queue scheduling process employs a weighted fair queueing (WFQ) scheme.
14. A method of providing access to a switch fabric as recited in claim 1, wherein the queue scheduling process employs a deficit round robin (DRR) scheme.
15. A method of providing access to a switch fabric as recited in claim 1, wherein the queue scheduling process employs a strict priority (SP) scheme.
16. A method of providing access to a switch fabric as recited in claim 1, wherein the queue scheduling process employs a round robin (RR) scheme.
17. A system for providing access to a switch fabric comprising:
a buffer configured to store a plurality of queues; and
a queue scheduler associated with the buffer and common to a plurality of links, configured to:
receive an indication that a link included in the plurality of links to the switch fabric is next in order to be serviced by the queue scheduler; and
select, in a manner at least partly independent of each other link in the plurality, one of the plurality of queues as the next queue to be serviced by the link.
18. A computer readable medium comprising a computer program product for providing access to a switch fabric, the computer program product comprising computer instructions which when executed perform the following:
receiving an indication that a link included in a plurality of links to the switch fabric is next in order to be serviced by a queue scheduling process common to the plurality of links; and
using the queue scheduling process common to the plurality of links to determine, in a manner at least partly independent of each other link in the plurality, a queue to be serviced by the link.
US12/004,824 2003-04-25 2007-12-21 Switch fabric access scheduler Abandoned US20080107120A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/004,824 US20080107120A1 (en) 2003-04-25 2007-12-21 Switch fabric access scheduler

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US46565403P 2003-04-25 2003-04-25
US10/740,720 US7352699B2 (en) 2003-04-25 2003-12-18 Switch fabric access scheduler
US12/004,824 US20080107120A1 (en) 2003-04-25 2007-12-21 Switch fabric access scheduler

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/740,720 Continuation US7352699B2 (en) 2003-04-25 2003-12-18 Switch fabric access scheduler

Publications (1)

Publication Number Publication Date
US20080107120A1 true US20080107120A1 (en) 2008-05-08

Family

ID=33135326

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/740,720 Expired - Lifetime US7352699B2 (en) 2003-04-25 2003-12-18 Switch fabric access scheduler
US12/004,824 Abandoned US20080107120A1 (en) 2003-04-25 2007-12-21 Switch fabric access scheduler

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/740,720 Expired - Lifetime US7352699B2 (en) 2003-04-25 2003-12-18 Switch fabric access scheduler

Country Status (2)

Country Link
US (2) US7352699B2 (en)
EP (1) EP1482692A3 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7697542B1 (en) * 2006-03-28 2010-04-13 Marvell International Ltd. Programmable resource scheduler
US8305994B1 (en) * 2009-06-22 2012-11-06 Sprint Communications Company L.P. Access probe handoff between carriers for a multi-carrier scenario
US20130279510A1 (en) * 2011-01-06 2013-10-24 Tejas Networks Limited Architecture for routing data of a customer network over provider's network in provider backbone bridges
US10461988B2 (en) 2015-06-26 2019-10-29 Sanechips Technology Co., Ltd. Switching network synchronization method, switching device, access device and storage medium

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7373554B2 (en) 2004-09-24 2008-05-13 Oracle International Corporation Techniques for automatic software error diagnostics and correction
US7542473B2 (en) * 2004-12-02 2009-06-02 Nortel Networks Limited High-speed scheduling apparatus for a switching node
JP4387937B2 (en) * 2004-12-13 2009-12-24 株式会社東芝 Telephone system and switching system
US20060242319A1 (en) * 2005-04-25 2006-10-26 Nec Laboratories America, Inc. Service Differentiated Downlink Scheduling in Wireless Packet Data Systems
CN102594663A (en) * 2012-02-01 2012-07-18 中兴通讯股份有限公司 Queue scheduling method and device
US9143338B2 (en) * 2012-10-05 2015-09-22 Advanced Micro Devices, Inc. Position discovery by detecting irregularities in a network topology
CN104636310A (en) * 2014-12-19 2015-05-20 上海华为技术有限公司 Data processing method, device and system

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5862137A (en) * 1995-07-19 1999-01-19 Fujitsu Network Communications, Inc. Point-to-multipoint arbitration
US6014367A (en) * 1997-04-25 2000-01-11 Mmc Networks, Inc Method for weighted fair queuing for ATM cell scheduling
US6424622B1 (en) * 1999-02-12 2002-07-23 Nec Usa, Inc. Optimal buffer management scheme with dynamic queue length thresholds for ATM switches
US6434160B1 (en) * 1997-06-24 2002-08-13 Alcatel Canada, Inc. Adaptive service weight assignments for ATM scheduling
US6628668B1 (en) * 1999-03-16 2003-09-30 Fujitsu Network Communications, Inc. Crosspoint switch bandwidth allocation management
US6647011B1 (en) * 1999-02-22 2003-11-11 Marconi Communications, Inc. Method and system for switching using an arbitrator
US6882625B2 (en) * 2000-12-14 2005-04-19 Nokia Networks Oy Method for scheduling packetized data traffic
US6937601B2 (en) * 2000-10-09 2005-08-30 Utstarcom, Inc. Apparatus and method for delay bound weighted round robin cell scheduling in asynchronous transfer mode switch

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3211833B2 (en) * 1993-07-21 2001-09-25 富士通株式会社 ATM switch
US5528584A (en) * 1994-10-27 1996-06-18 Hewlett-Packard Company High performance path allocation system and method with fairness insurance mechanism for a fiber optic switch
US5751709A (en) * 1995-12-28 1998-05-12 Lucent Technologies Inc. Adaptive time slot scheduling apparatus and method for end-points in an ATM network
US5959993A (en) * 1996-09-13 1999-09-28 Lsi Logic Corporation Scheduler design for ATM switches, and its implementation in a distributed shared memory architecture
US6618379B1 (en) * 1998-12-08 2003-09-09 Nec Corporation RRGS-round-robin greedy scheduling for input/output terabit switches
US6738346B1 (en) * 1999-03-16 2004-05-18 Northrop Grumman Corporation Hierarchical downlink scheduler for a processed satellite payload
US6747971B1 (en) * 1999-04-20 2004-06-08 Cisco Technology, Inc. Crosspoint switch with independent schedulers
DE10105935B4 (en) * 2000-02-09 2009-06-18 Nec Corp. Multimode scheduler, device with a multimode scheduler and multimode handler
JP4489308B2 (en) * 2001-01-05 2010-06-23 富士通株式会社 Packet switch
JP3908483B2 (en) * 2001-06-28 2007-04-25 富士通株式会社 Communication device
US7151744B2 (en) * 2001-09-21 2006-12-19 Slt Logic Llc Multi-service queuing method and apparatus that provides exhaustive arbitration, load balancing, and support for rapid port failover

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5862137A (en) * 1995-07-19 1999-01-19 Fujitsu Network Communications, Inc. Point-to-multipoint arbitration
US6014367A (en) * 1997-04-25 2000-01-11 Mmc Networks, Inc Method for weighted fair queuing for ATM cell scheduling
US6434160B1 (en) * 1997-06-24 2002-08-13 Alcatel Canada, Inc. Adaptive service weight assignments for ATM scheduling
US6424622B1 (en) * 1999-02-12 2002-07-23 Nec Usa, Inc. Optimal buffer management scheme with dynamic queue length thresholds for ATM switches
US6647011B1 (en) * 1999-02-22 2003-11-11 Marconi Communications, Inc. Method and system for switching using an arbitrator
US6628668B1 (en) * 1999-03-16 2003-09-30 Fujitsu Network Communications, Inc. Crosspoint switch bandwidth allocation management
US6937601B2 (en) * 2000-10-09 2005-08-30 Utstarcom, Inc. Apparatus and method for delay bound weighted round robin cell scheduling in asynchronous transfer mode switch
US6882625B2 (en) * 2000-12-14 2005-04-19 Nokia Networks Oy Method for scheduling packetized data traffic

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7697542B1 (en) * 2006-03-28 2010-04-13 Marvell International Ltd. Programmable resource scheduler
US8305994B1 (en) * 2009-06-22 2012-11-06 Sprint Communications Company L.P. Access probe handoff between carriers for a multi-carrier scenario
US20130279510A1 (en) * 2011-01-06 2013-10-24 Tejas Networks Limited Architecture for routing data of a customer network over provider's network in provider backbone bridges
US9258140B2 (en) * 2011-01-06 2016-02-09 Tejas Networks Ltd Architecture for routing data of a customer network over provider's network in provider backbone bridges
US10461988B2 (en) 2015-06-26 2019-10-29 Sanechips Technology Co., Ltd. Switching network synchronization method, switching device, access device and storage medium

Also Published As

Publication number Publication date
EP1482692A3 (en) 2011-09-21
US7352699B2 (en) 2008-04-01
EP1482692A2 (en) 2004-12-01
US20040213261A1 (en) 2004-10-28

Similar Documents

Publication Publication Date Title
US20080107120A1 (en) Switch fabric access scheduler
KR100334922B1 (en) Efficient output-request packet switch and method
US6654343B1 (en) Method and system for switch fabric flow control
US5870629A (en) System for servicing plurality of queues responsive to queue service policy on a service sequence ordered to provide uniform and minimal queue interservice times
US6611527B1 (en) Packet switching apparatus with a common buffer
JP2001053807A (en) Packet scheduling device
US20070248110A1 (en) Dynamically switching streams of packets among dedicated and shared queues
KR20030017364A (en) A Routing Mechanism, Switch Fabric and Routing Method for Cell Routing in a Multi-Stage Fabric with Input Queuing
US20030189942A1 (en) Crosspoint switch having multicast functionality
US10693811B2 (en) Age class based arbitration
US20040083326A1 (en) Switch scheduling algorithm
CN103548303A (en) Network traffic scheduler and associated method, computer program and computer program product
JPH11266272A (en) Shared buffer controller
AU2317499A (en) Method for providing delays independent of switch size in a crossbar switch with speedup
US7287061B2 (en) Data transfer apparatus and data transfer method
US20080031262A1 (en) Load-balanced switch architecture for reducing cell delay time
US7477650B2 (en) Method and apparatus for frame-aware and pipelined hierarchical scheduling
US20110134933A1 (en) Classes of service for network on chips
US20020110129A1 (en) Scheduling method and scheduling apparatus
US20030147349A1 (en) Communications systems and methods utilizing a device that performs per-service queuing
US6301260B1 (en) Device and method for multiplexing cells of asynchronous transmission mode
US7602797B2 (en) Method and apparatus for request/grant priority scheduling
CN111953618B (en) Method, device and system for de-ordering under multistage parallel exchange architecture
US7283530B2 (en) Apparatus and method to coordinate calendar searches in a network scheduler
US7346068B1 (en) Traffic management scheme for crossbar switch

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION