US20080122671A1 - Digital-to-analog converter - Google Patents
Digital-to-analog converter Download PDFInfo
- Publication number
- US20080122671A1 US20080122671A1 US11/563,321 US56332106A US2008122671A1 US 20080122671 A1 US20080122671 A1 US 20080122671A1 US 56332106 A US56332106 A US 56332106A US 2008122671 A1 US2008122671 A1 US 2008122671A1
- Authority
- US
- United States
- Prior art keywords
- dac
- voltage
- input word
- multiplexer
- output voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/68—Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/74—Simultaneous conversion
- H03M1/76—Simultaneous conversion using switching tree
Definitions
- the present invention relates to digital-to-analog converters. More particularly, the present invention relates to a digital-to-analog converter having two sections for processing an input word.
- FIG. 1 illustrates a conventional R-string DAC.
- An R-string DAC 100 includes a resistor string of resistors 110 and a selector 120 .
- the selector 120 includes selecting lines 124 each of which is composed of switching elements 122 .
- Each switching element 122 is controlled by one of the bits of an input word.
- the resistor string is connected between a high reference voltage (V H ) and a low reference voltage (V L ).
- V H high reference voltage
- V L low reference voltage
- Each of the selecting lines 124 is connected to one of the nodes in the resistor string. Only one of the selecting lines 124 has switches all turned on by the input word and couples the voltage on the corresponding node in the resistor string to the output node Vo.
- the R-string DAC 100 For N-bit digital-to-analog conversion, the R-string DAC 100 requires 2 N selecting lines. Moreover, each of the selected lines 124 requires N switching elements. Therefore, 2 N ⁇ N switching elements are required for the N-bit R-string DAC 100 . The number of switching elements dramatically increases when the bits of the input word are increased, which results in a larger layout area. This is disadvantageous for chip shrinkage and cost reduction.
- the DAC is provided to convert an input word into dual output voltages, and the input word includes a least significant bit (LSB) and remaining bits.
- the DAC includes an R-string DAC section and a selecting section.
- the R-string DAC section is capable of providing an nth and (n+2)th voltage levels according to the remaining bits.
- the selecting section includes a first multiplexer and a second multiplexer.
- the first multiplexer is coupled to the R-string DAC section to provide a first output voltage according to a panel polarity signal.
- the second multiplexer is coupled to the R-string DAC section to provide a second output voltage according to the LSB bit of the N-bit input word.
- the DAC may further include an operational amplifier to average the dual output voltages for producing an analog output signal.
- an input word includes an LSB bit and remaining bits.
- a R-string DAC section is capable of providing an nth and (n+2)th voltage levels according to the remaining bits, which has one less switching element for each of the selected lines results in fewer switching elements needed compared to the conventional N-bit R-string DAC. Therefore, the circuit loading of the DAC is effectively lowered and the layout area is decreased.
- a selecting section is coupled to the R-string DAC section to provide dual output voltages according to the LSB bit and a panel polarity signal. An operational amplifier may be adopted to average the dual output voltages to produce an analog output signal.
- FIG. 1 illustrates a conventional R-string DAC
- FIG. 2 illustrates one embodiment of the present invention
- FIG. 3 illustrates one embodiment of the R-string DAC section
- FIG. 2 illustrates one embodiment of the present invention.
- a DAC 200 converts an input word into dual output voltages V O1 and V O2 .
- An input word includes a least significant bit (LSB) and remaining bits.
- An 8-bit input word B 7 B 6 B 5 B 4 B 3 B 2 B 1 B 0 includes an LSB bit B 0 and remaining bits B 7 B 6 B 5 B 4 B 3 B 2 B 1 .
- the DAC 200 includes an R-string DAC section 202 and a selecting section 204 .
- the R-string DAC section 202 is capable of providing an nth and (n+2)th voltage levels according to the remaining bits of the input word.
- the selection section 204 provides dual output voltages V O1 and V O2 .
- the selection section 204 includes a first multiplexer 208 and a second multiplexer 210 .
- the first multiplexer 208 is coupled to the R-string DAC section 202 .
- the first multiplexer 208 provides a first output voltage V O1 according to a panel polarity signal (e.g. an MREV signal).
- the second mutliplexer 210 is coupled to the R-string DAC section 202 .
- the second multiplexer 210 provides a second output voltage V O2 according to the LSB bit of the input word.
- the DAC 200 may include an operational amplifier 206 .
- the operation amplifier 206 is coupled to the selecting section 204 , and averages the dual output voltages V O1 and V O2 to produce an analog output signal V O .
- FIG. 3 illustrates one embodiment of the R-string DAC section.
- An R-string DAC section 300 includes a voltage generator and a 2-of-N selector 302 .
- the voltage generator is capable of providing voltage levels V 0 , V 2 , . . . , V 254 , V 256 .
- the voltage levels V 0 , V 2 , . . . V 256 are the even-numbered discrete analog voltages for digital-to-analog conversion of an 8-bit input word.
- the voltage generator includes resistors 308 electrically connected in series between a high reference voltage (V H ) and a low reference voltage (V L ) to provide voltage levels V 0 , V 2 , . . .
- the 2-of-N selector 302 is coupled to the voltage generator, and selects an nth voltage level and an (n+2)th voltage level [for example, (V 0 and V 2 ) or (V 252 and V 254 ) voltage levels] according to the remaining bits.
- the 2-of-N selector 302 has selecting lines 304 correspondingly coupled to the voltage generator and selects the nth voltage level and the (n+2)th voltage level.
- each of the selecting lines 304 includes 7 switching elements 306 [(total number bits of the input word ⁇ 1) of switching elements], and each of the switching elements 306 (D 7 D 6 D 5 D 4 D 3 D 2 D 1 ) is controlled by one of the remaining bits (B 7 B 6 B 5 B 4 B 3 B 2 B 1 ).
- the switching elements 306 comprise PMOS and NMOS transistors.
- These transistors are arranged so that two adjacent voltage levels V n and V n+2 are respectively output to the nodes V in1 and V in2 when the remaining bits (B 7 B 6 B 5 B 4 B 3 B 2 B 1 ) are received, where n is an integer between 0 and 254. More specifically, when the remaining bits 0000000 are received, the voltage levels V 0 and V 2 are respectively output as the voltages V in1 and V in2 . When the remaining bits 1111111 are received, the voltage levels V 254 and V 256 are respectively output as the voltages V in1 and V in2 .
- the first input terminal ( 1 ) of the first multiplexer 208 and the second input terminal ( 0 ) of the second multiplexer 210 are coupled to V in1 voltage level
- the second input terminal ( 0 ) of the first multiplexer 208 and the first input terminal ( 1 ) of the second multiplexer 210 are coupled to the V in2 voltage level.
- the first multiplexer 208 selects one of the voltages V in1 and V in2 as the first output voltage V O1 according to the panel polarity signal MREV signal, and the second multiplexer 210 selects one of the voltages V in1 and V in2 as the second output voltage V O2 according to the LSB bit of the input word. More particularly, the first multiplexer 208 selects the voltage V in1 as the first output voltage V O1 while the panel polarity signal has a high logic level, and the first multiplexer 208 selects the voltage V in2 as the first output voltage V O1 while the panel polarity signal has a low logic level.
- the second multiplexer 210 selects the voltage V in2 as the second output voltage V O2 while the LSB bit of the input word has a high logic level, the second multiplexer 210 selects the voltage V in1 as the second output voltage V O2 while the LSB bit of the input word has a low logic level.
- Table 1 shows the voltage levels of the signals V in1 , V in2 , V O1 , V O2 and V O for different input words and logic levels of the signal MREV.
- the MREV signal is the panel polarity signal for data inversion.
- the MREV signal may be used for the flat display of the mobile phone. Referring to row 2 of Table 1, when the input word is 00,000,000, the V in1 is equal to V0, and the V in2 is equal to V2.
- the MREV signal has a high logic level so that V0 is selected as the first output voltage V O1 . V0 is selected as the second output voltage V O2 since the LSB of the input word is 0.
- V in1 is equal to V254, and the V in2 is equal to V256.
- the MREV signal has a low logic level so that V256 is selected as the first output voltage V O1 .
- V256 is also selected as the second output voltage V O2 since the LSB of the input word is 1.
- the operation amplifier 206 is coupled to the selecting section 204 , and is capable of averaging the dual output voltages V O1 and V O2 to produce an analog output signal V O , i.e., the analog output signal V O is equal to (V O1 +V O2 )/2.
- V O1 +V O2 the analog output signal V O is equal to (V O1 +V O2 )/2.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
- This application is related to U.S. application Ser. No. 11/168,334, filed on Jun. 29, 2005, which is hereby incorporated by reference in its entirety.
- 1. Field of Invention
- The present invention relates to digital-to-analog converters. More particularly, the present invention relates to a digital-to-analog converter having two sections for processing an input word.
- 2. Description of Related Art
- There are many different types of digital-to-analog converters (DAC) available, such as a resistor string (R-string) DAC.
FIG. 1 illustrates a conventional R-string DAC. An R-string DAC 100 includes a resistor string ofresistors 110 and aselector 120. Theselector 120 includesselecting lines 124 each of which is composed ofswitching elements 122. Eachswitching element 122 is controlled by one of the bits of an input word. - The resistor string is connected between a high reference voltage (VH) and a low reference voltage (VL). Each of the
selecting lines 124 is connected to one of the nodes in the resistor string. Only one of theselecting lines 124 has switches all turned on by the input word and couples the voltage on the corresponding node in the resistor string to the output node Vo. - For N-bit digital-to-analog conversion, the R-
string DAC 100 requires 2N selecting lines. Moreover, each of theselected lines 124 requires N switching elements. Therefore, 2N×N switching elements are required for the N-bit R-string DAC 100. The number of switching elements dramatically increases when the bits of the input word are increased, which results in a larger layout area. This is disadvantageous for chip shrinkage and cost reduction. - It is therefore an aspect of the present invention to provide a DAC, of which the circuit loading is lowered and the layout area is decreased.
- According to one embodiment of the present invention, the DAC is provided to convert an input word into dual output voltages, and the input word includes a least significant bit (LSB) and remaining bits. The DAC includes an R-string DAC section and a selecting section. The R-string DAC section is capable of providing an nth and (n+2)th voltage levels according to the remaining bits.
- The selecting section includes a first multiplexer and a second multiplexer. The first multiplexer is coupled to the R-string DAC section to provide a first output voltage according to a panel polarity signal. The second multiplexer is coupled to the R-string DAC section to provide a second output voltage according to the LSB bit of the N-bit input word.
- The DAC may further include an operational amplifier to average the dual output voltages for producing an analog output signal.
- In conclusion, an input word includes an LSB bit and remaining bits. A R-string DAC section is capable of providing an nth and (n+2)th voltage levels according to the remaining bits, which has one less switching element for each of the selected lines results in fewer switching elements needed compared to the conventional N-bit R-string DAC. Therefore, the circuit loading of the DAC is effectively lowered and the layout area is decreased. Further, a selecting section is coupled to the R-string DAC section to provide dual output voltages according to the LSB bit and a panel polarity signal. An operational amplifier may be adopted to average the dual output voltages to produce an analog output signal.
- It is to be understood that both the foregoing general description and the following detailed description are by examples, and are intended to provide further explanation of the invention as claimed.
- These and other features, aspects, and advantages of the present invention will become better understood with regard to the following description, appended claims, and accompanying drawings where:
-
FIG. 1 illustrates a conventional R-string DAC; -
FIG. 2 illustrates one embodiment of the present invention; and -
FIG. 3 illustrates one embodiment of the R-string DAC section; - Reference will now be made in detail to the present embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
-
FIG. 2 illustrates one embodiment of the present invention. ADAC 200 converts an input word into dual output voltages VO1 and VO2. An input word includes a least significant bit (LSB) and remaining bits. An 8-bit input word B7B6B5B4B3B2B1B0 includes an LSB bit B0 and remaining bits B7B6B5B4B3B2B1. TheDAC 200 includes an R-string DAC section 202 and a selectingsection 204. The R-string DAC section 202 is capable of providing an nth and (n+2)th voltage levels according to the remaining bits of the input word. Theselection section 204 provides dual output voltages VO1 and VO2. Theselection section 204 includes afirst multiplexer 208 and asecond multiplexer 210. Thefirst multiplexer 208 is coupled to the R-string DAC section 202. Thefirst multiplexer 208 provides a first output voltage VO1 according to a panel polarity signal (e.g. an MREV signal). Thesecond mutliplexer 210 is coupled to the R-string DAC section 202. Thesecond multiplexer 210 provides a second output voltage VO2 according to the LSB bit of the input word. - The DAC 200 may include an
operational amplifier 206. Theoperation amplifier 206 is coupled to the selectingsection 204, and averages the dual output voltages VO1 and VO2 to produce an analog output signal VO. -
FIG. 3 illustrates one embodiment of the R-string DAC section. An R-string DAC section 300 includes a voltage generator and a 2-of-N selector 302. The voltage generator is capable of providing voltage levels V0, V2, . . . , V254, V256. The voltage levels V0, V2, . . . V256 are the even-numbered discrete analog voltages for digital-to-analog conversion of an 8-bit input word. The voltage generator includesresistors 308 electrically connected in series between a high reference voltage (VH) and a low reference voltage (VL) to provide voltage levels V0, V2, . . . , V254, V256. The 2-of-N selector 302 is coupled to the voltage generator, and selects an nth voltage level and an (n+2)th voltage level [for example, (V0 and V2) or (V252 and V254) voltage levels] according to the remaining bits. - More particularly, the 2-of-
N selector 302 has selectinglines 304 correspondingly coupled to the voltage generator and selects the nth voltage level and the (n+2)th voltage level. For the 8-bit DAC, each of the selectinglines 304 includes 7 switching elements 306 [(total number bits of the input word−1) of switching elements], and each of the switching elements 306 (D7D6D5D4D3D2D1) is controlled by one of the remaining bits (B7B6B5B4B3B2B1). The switchingelements 306 comprise PMOS and NMOS transistors. These transistors are arranged so that two adjacent voltage levels Vn and Vn+2 are respectively output to the nodes Vin1 and Vin2 when the remaining bits (B7B6B5B4B3B2B1) are received, where n is an integer between 0 and 254. More specifically, when the remaining bits 0000000 are received, the voltage levels V0 and V2 are respectively output as the voltages Vin1 and Vin2. When the remaining bits 1111111 are received, the voltage levels V254 and V256 are respectively output as the voltages Vin1 and Vin2. - Referring to
FIG. 2 , the first input terminal (1) of thefirst multiplexer 208 and the second input terminal (0) of thesecond multiplexer 210 are coupled to Vin1 voltage level, the second input terminal (0) of thefirst multiplexer 208 and the first input terminal (1) of thesecond multiplexer 210 are coupled to the Vin2 voltage level. - The
first multiplexer 208 selects one of the voltages Vin1 and Vin2 as the first output voltage VO1 according to the panel polarity signal MREV signal, and thesecond multiplexer 210 selects one of the voltages Vin1 and Vin2 as the second output voltage VO2 according to the LSB bit of the input word. More particularly, thefirst multiplexer 208 selects the voltage Vin1 as the first output voltage VO1 while the panel polarity signal has a high logic level, and thefirst multiplexer 208 selects the voltage Vin2 as the first output voltage VO1 while the panel polarity signal has a low logic level. Thesecond multiplexer 210 selects the voltage Vin2 as the second output voltage VO2 while the LSB bit of the input word has a high logic level, thesecond multiplexer 210 selects the voltage Vin1 as the second output voltage VO2 while the LSB bit of the input word has a low logic level. - For clarity, Table 1 shows the voltage levels of the signals Vin1, Vin2, VO1, VO2 and VO for different input words and logic levels of the signal MREV.
-
TABLE 1 Input word Vin1 Vin2 VO1 VO2 VO MREV = 1 00,000,000 V0 V2 V0 V0 V0 MREV = 0 11,111,111 V254 V256 V256 V256 V256 MREV = 1 00,000,001 V0 V2 V0 V2 V1 MREV = 0 11,111,110 V254 V256 V256 V254 V255 - Those skilled in the art will appreciate that the MREV signal is the panel polarity signal for data inversion. The MREV signal may be used for the flat display of the mobile phone. Referring to
row 2 of Table 1, when the input word is 00,000,000, the Vin1 is equal to V0, and the Vin2 is equal to V2. The MREV signal has a high logic level so that V0 is selected as the first output voltage VO1. V0 is selected as the second output voltage VO2 since the LSB of the input word is 0. - Referring to row 3 of Table 1, when the input word is 11,111,111, the Vin1 is equal to V254, and the Vin2 is equal to V256. The MREV signal has a low logic level so that V256 is selected as the first output voltage VO1. V256 is also selected as the second output voltage VO2 since the LSB of the input word is 1.
- The
operation amplifier 206 is coupled to the selectingsection 204, and is capable of averaging the dual output voltages VO1 and VO2 to produce an analog output signal VO, i.e., the analog output signal VO is equal to (VO1+VO2)/2. For the input word “00000000”, both the voltages VO1 and VO2 are V0 so that VO=(V0+V0)/2=V0. For the input word “00000001”, the voltages VO1 and VO2 are respectively V0 and V2 so that VO=(V0+V2)/2=V1 - It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Claims (14)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/563,321 US7375670B1 (en) | 2006-11-27 | 2006-11-27 | Digital-to-analog converter |
TW096101834A TWI330469B (en) | 2006-11-27 | 2007-01-17 | Digital-to-analog converter |
US11/905,563 US7511650B2 (en) | 2006-11-27 | 2007-10-02 | Digital to analog converter |
TW096142540A TWI339512B (en) | 2006-11-27 | 2007-11-09 | Digital to analog converter |
CN2007101948533A CN101192831B (en) | 2006-11-27 | 2007-11-27 | Digital-to-analog converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/563,321 US7375670B1 (en) | 2006-11-27 | 2006-11-27 | Digital-to-analog converter |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/905,563 Continuation-In-Part US7511650B2 (en) | 2006-11-27 | 2007-10-02 | Digital to analog converter |
Publications (2)
Publication Number | Publication Date |
---|---|
US7375670B1 US7375670B1 (en) | 2008-05-20 |
US20080122671A1 true US20080122671A1 (en) | 2008-05-29 |
Family
ID=39420328
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/563,321 Active US7375670B1 (en) | 2006-11-27 | 2006-11-27 | Digital-to-analog converter |
US11/905,563 Active US7511650B2 (en) | 2006-11-27 | 2007-10-02 | Digital to analog converter |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/905,563 Active US7511650B2 (en) | 2006-11-27 | 2007-10-02 | Digital to analog converter |
Country Status (3)
Country | Link |
---|---|
US (2) | US7375670B1 (en) |
CN (1) | CN101192831B (en) |
TW (2) | TWI330469B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080252504A1 (en) * | 2007-04-12 | 2008-10-16 | Unidisplay, Inc. | Method of compensating channel offset voltage for column driver and column driver for lcd implemented thereof |
US11271582B2 (en) * | 2020-05-12 | 2022-03-08 | Samsung Display Co., Ltd. | Digital-to-analog converter and driving circuit of display device including the same |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7375670B1 (en) * | 2006-11-27 | 2008-05-20 | Himax Technologies Limited | Digital-to-analog converter |
JP4528819B2 (en) * | 2007-09-27 | 2010-08-25 | Okiセミコンダクタ株式会社 | Multi-input operational amplifier circuit, digital / analog converter using the same, and display device drive circuit using the same |
EP2237424B1 (en) * | 2009-03-30 | 2013-02-27 | Dialog Semiconductor GmbH | Tri-level dynamic element matcher allowing reduced reference loading and DAC element reduction |
JP2011129978A (en) * | 2009-12-15 | 2011-06-30 | Renesas Electronics Corp | Digital-to-analog converter |
US8009074B2 (en) * | 2010-01-12 | 2011-08-30 | Mediatek Inc. | Digital-to-analog converter and code mapping method applied to the digital-to-analog converter |
TWI415395B (en) * | 2010-01-22 | 2013-11-11 | Himax Tech Ltd | Digital to analog converter with two outputs |
US8520033B2 (en) * | 2010-04-21 | 2013-08-27 | Himax Technologies Limited | Source driver of image display systems and methods for driving pixel array |
TWI407403B (en) * | 2010-11-02 | 2013-09-01 | Au Optronics Corp | Pixel-driving circuit |
US8624653B2 (en) * | 2011-06-15 | 2014-01-07 | Freescale Semiconductor, Inc. | Circuit and method for determining comparator offsets of electronic devices |
US9614542B2 (en) * | 2014-12-17 | 2017-04-04 | Stmicroelectronics, Inc. | DAC with sub-DACs and related methods |
TWI544750B (en) * | 2015-04-09 | 2016-08-01 | 聯詠科技股份有限公司 | Digital-to-analog convertor and related driving module |
WO2017173118A1 (en) | 2016-03-30 | 2017-10-05 | Jariet Technologies, Inc. | Hybrid digital-to-analog conversion systems |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4811017A (en) * | 1987-07-20 | 1989-03-07 | Zdzislaw Gulczynski | Digital-to-analog converter |
US6163289A (en) * | 1997-09-23 | 2000-12-19 | Philips Electronics North America Corp. | Differential voltage digital-to-analog converter |
US6191720B1 (en) * | 1998-12-30 | 2001-02-20 | International Business Machines Corporation | Efficient two-stage digital-to-analog converter using sample-and-hold circuits |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6326913B1 (en) * | 2000-04-27 | 2001-12-04 | Century Semiconductor, Inc. | Interpolating digital to analog converter and TFT-LCD source driver using the same |
KR100691362B1 (en) * | 2004-12-13 | 2007-03-12 | 삼성전자주식회사 | Partial type digital to analog converter and source driver for display panel including the same |
US7161517B1 (en) * | 2005-06-29 | 2007-01-09 | Himax Technologies, Inc. | Digital-to-analog converter |
JP4639153B2 (en) * | 2006-01-20 | 2011-02-23 | Okiセミコンダクタ株式会社 | Digital / analog converter |
US7375670B1 (en) * | 2006-11-27 | 2008-05-20 | Himax Technologies Limited | Digital-to-analog converter |
-
2006
- 2006-11-27 US US11/563,321 patent/US7375670B1/en active Active
-
2007
- 2007-01-17 TW TW096101834A patent/TWI330469B/en active
- 2007-10-02 US US11/905,563 patent/US7511650B2/en active Active
- 2007-11-09 TW TW096142540A patent/TWI339512B/en active
- 2007-11-27 CN CN2007101948533A patent/CN101192831B/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4811017A (en) * | 1987-07-20 | 1989-03-07 | Zdzislaw Gulczynski | Digital-to-analog converter |
US6163289A (en) * | 1997-09-23 | 2000-12-19 | Philips Electronics North America Corp. | Differential voltage digital-to-analog converter |
US6191720B1 (en) * | 1998-12-30 | 2001-02-20 | International Business Machines Corporation | Efficient two-stage digital-to-analog converter using sample-and-hold circuits |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080252504A1 (en) * | 2007-04-12 | 2008-10-16 | Unidisplay, Inc. | Method of compensating channel offset voltage for column driver and column driver for lcd implemented thereof |
US7495590B2 (en) * | 2007-04-12 | 2009-02-24 | Unidisplay, Inc. | Method of compensating channel offset voltage for column driver and column driver for LCD implemented thereof |
US11271582B2 (en) * | 2020-05-12 | 2022-03-08 | Samsung Display Co., Ltd. | Digital-to-analog converter and driving circuit of display device including the same |
Also Published As
Publication number | Publication date |
---|---|
CN101192831B (en) | 2011-04-06 |
TW200824301A (en) | 2008-06-01 |
US20080122672A1 (en) | 2008-05-29 |
TW200824300A (en) | 2008-06-01 |
US7375670B1 (en) | 2008-05-20 |
CN101192831A (en) | 2008-06-04 |
TWI339512B (en) | 2011-03-21 |
TWI330469B (en) | 2010-09-11 |
US7511650B2 (en) | 2009-03-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7375670B1 (en) | Digital-to-analog converter | |
US7161517B1 (en) | Digital-to-analog converter | |
US7365670B2 (en) | Digital-to-analog converter | |
JP3828667B2 (en) | Digital / analog converter | |
KR100186679B1 (en) | Digital-to-analog converter | |
US9124296B2 (en) | Multi-stage string DAC | |
US20050128113A1 (en) | Gamma correction D/A converter, source driver integrated circuit and display having the same and D/A converting method using gamma correction | |
US7463177B2 (en) | Digital-to-analog converter with secondary resistor string | |
US8681031B2 (en) | D/A converter | |
US8274417B2 (en) | Coarse digital-to-analog converter architecture for voltage interpolation DAC | |
US7602326B2 (en) | Digital-to-analog converter having resistor string with ranges to reduce circuit elements | |
US7129877B2 (en) | Digital-to-analog converter with switched capacitor network | |
US7129878B1 (en) | Digital to analog converter | |
US9800259B1 (en) | Digital to analog converter for performing digital to analog conversion with current source arrays | |
US7564392B2 (en) | Decoder circuit | |
US7411536B1 (en) | Digital-to-analog converter | |
JP2005252663A (en) | Current cell matrix type digital/analog converter | |
US7256722B2 (en) | D/A converter | |
US7864092B2 (en) | Thermo-decoder circuit | |
CN101499803B (en) | Digital-analog converter | |
US20110128174A1 (en) | Digital to analog converter | |
JP2000022543A (en) | Da conversion circuit device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: HIMAX TECHNOLOGIES LIMITED, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WANG, LING YUN;CHIU, MING-CHENG;REEL/FRAME:018553/0018 Effective date: 20061110 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |