US20080150132A1 - Stack up pcb substrate for high density interconnect packages - Google Patents

Stack up pcb substrate for high density interconnect packages Download PDF

Info

Publication number
US20080150132A1
US20080150132A1 US11/614,864 US61486406A US2008150132A1 US 20080150132 A1 US20080150132 A1 US 20080150132A1 US 61486406 A US61486406 A US 61486406A US 2008150132 A1 US2008150132 A1 US 2008150132A1
Authority
US
United States
Prior art keywords
substrate
contact points
thickness
surface area
less
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/614,864
Inventor
Tom Hu
Mukul D. Sakalkale
Patricia A. Brusso
John Schoenhals
William Vander Weyst
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Priority to US11/614,864 priority Critical patent/US20080150132A1/en
Publication of US20080150132A1 publication Critical patent/US20080150132A1/en
Assigned to INTEL CORPORATION reassignment INTEL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: WEYST, WILLIAM VANDER, BRUSSO, PATRICIA A., HU, TOM, SAKALKALE, MUKUL D., SCHOENHALS, JOHN
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/141One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • H05K1/147Structural association of two or more printed circuits at least one of the printed circuits being bent or folded, e.g. by using a flexible printed circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/04Assemblies of printed circuits
    • H05K2201/049PCB for one component, e.g. for mounting onto mother PCB
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621Components characterised by their electrical contacts
    • H05K2201/10719Land grid array [LGA]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/328Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by welding
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components

Definitions

  • Integrated circuit chips or die are typically assembled into a package that is soldered to a printed circuit board.
  • a chip or die may have contacts on one surface that are used to electrically connect the chip or die to a package substrate and correspondingly an integrated circuit to the package substrate.
  • a suitable package substrate may have corresponding contacts on one surface.
  • a number of contacts of a chip or die are connected to contacts of a package substrate are with solder ball contacts in, for example, a controlled collapse chip connect (C4) process.
  • the package substrate typically also has a number of contacts on an opposite surface that are used to electrically connect the package substrate to a printed circuit board. One way this may be done is through solder connections such as a ball grid array (BGA).
  • BGA ball grid array
  • PCB printed circuit board
  • Another trend is the densification of package contacts also known as pitch reduction. With pitch reduction typically comes smaller PCB contact pads. Smaller PCB contact pads mean the stress on the pads is concentrated on a smaller surface area. This increases the possibility of pad cratering.
  • Pad cratering is board laminate cracking starting from an edge of a pad at a pad-laminate interface, propagating under the pad. Similar cratering may occur instead or additionally on the package side of the solder connection (i.e., at the package substrate). Pad cratering is primarily caused by mechanical stresses within the solder joints. These stresses are influenced by PCB material (lead-free transition) and PCB contact size (pitch reduction) and are typically greatest near package corners.
  • FIG. 1 shows a package connected to a motherboard and a computer system.
  • FIG. 2 shows a schematic top view of a portion of the composite package substrate of FIG. 1 with schematic illustrations of similar stress.
  • FIG. 3 shows an exploded side view of the composite package substrate of FIG. 1 and illustrates the contact points associated with each substrate of the composite package substrate.
  • FIG. 4 shows the composite package substrate of FIG. 1 and illustrates the contact points associated with the composite package substrate.
  • FIG. 1 shows an embodiment of an electronic assembly including a package connected to a printed circuit board (PCB).
  • the electronic assembly may be part of an electronic system such as a computer (e.g., desktop, laptop, hand-held, server, internet appliance, etc.), a wireless communication device (e.g., cellular phone, cordless phone, pager), a computer-related peripheral (e.g., printer, scanner, monitor), and entertainment device (e.g., television, radio, stereo, tape player, compact disc player, video cassette recorder, Motion Picture Experts Group, audio writer 3 (MP3) player and the like.
  • FIG. 1 shows electronic assembly 100 that is part of a desktop computer.
  • electronic assembly 100 includes chip or die 110 , having a number of circuit devices formed thereon and therein.
  • Chip 110 is mechanically and electrically connected to composite package substrate 120 .
  • Chip 110 is electrically connected to composite package substrate 120 , in this embodiment, through lead-free solder connections 130 (shown as solder balls) between corresponding contact points (e.g., conductive pads) on chip 110 and composite package substrate 120 , respectively.
  • lead-free solder connections 130 shown as solder balls
  • contact points e.g., conductive pads
  • molding compound 140 such as an epoxy.
  • FIG. 1 shows composite package substrate 120 connected to printed circuit board (PCB) 150 in a ball grid array (BGA) type configuration.
  • PCB 150 is, for example, a motherboard or other circuit board.
  • Composite package substrate 120 is connected to PCB 150 through, for example, lead-free solder connections 155 at corresponding contact points (e.g., conductive pads) of composite package substrate 120 and PCB 150 , respectively.
  • a lead-free solder for a BGA application is tin-silver-copper (Sn—Ag—Cu) (Ag is 0.3 to 0.4 wt. % and Cu is ⁇ 0.5 wt. %) may be formed using 230° C. to 250° C. as a peak reflow temperature.
  • PCB 150 may include other components, possibly connected to chip 110 through traces embedded in PCB 150 .
  • FIG. 1 shows unit 160 that is, for example, a memory device, a power device or other device.
  • composite package substrate 120 includes substrate 1200 A and substrate 1200 B with electrical interconnections running between the substrates to establish a number of contact points (e.g., conductive pads) on a surface of substrate 1200 A (a top or device side surface as viewed) and a surface of substrate 1200 B (a bottom or PCB side surface as viewed).
  • Composite package substrate 120 serves to connect chip 110 to PCB 150 .
  • composite package substrate 120 has a number of conductive interconnects therethrough with contact pads on each of a device side and a PCB side.
  • substrate 1200 A as a cross-sectional area sufficiently large enough to accommodate chip 110 (e.g., a cross-sectional area larger than a cross-sectional area of chip 110 ).
  • substrate 1200 B has a cross-sectional area that is greater than a cross-sectional area of substrate 1200 A.
  • Substrate 1200 B includes a number of contact points on one surface (a bottom or PCB surface as viewed) to connect composite package substrate 120 to printed circuit board 150 through, for example, solder connections.
  • the pitch of contact points on a PCB side of substrate 1200 B corresponds to a contact pitch of PCB 150 .
  • substrate 1200 A is a fiberglass impregnated laminate having a thickness on the order of about one millimeter.
  • Substrate 1200 B may be of a similar material as substrate 1200 A with a reduced thickness to render substrate 1200 B more flexible than substrate 1200 A.
  • a suitable thickness for substrate 1200 B is on the order of about 0.2 millimeters.
  • substrate 1200 B may be a material that is different than substrate 1200 A.
  • substrate 1200 B may be a flexible circuit material such as a polyimide material.
  • FIG. 2 illustrates a schematic top view of substrate 1200 B of composite package substrate 120 .
  • areas of substrate 1200 B denoted by circular regions 2100 tend to experience a roughly equal stress while areas 2200 at the edges and corners tend to experience the highest stress.
  • stresses at areas 2200 e.g., the corners and outer rows and columns of substrate 1200 B may be reduced.
  • the contact points (pads) on a PCB side of substrate 1200 B are arranged in a row and column configuration occupying a large percentage of the surface area of the PCB side surface of substrate 1200 B.
  • FIG. 1 shows a single row or column.
  • substrate 1200 B has a surface area that is larger than substrate 1200 A.
  • substrate 1200 B has a surface area such that when viewed from a device side, substrate 1200 A has a surface area that encompasses all but the last four rows and columns of contact points of substrate 1200 B.
  • the outermost contact points (e.g., conductive pads) of substrate 1200 B experience less stress due to the flexibility of substrate 1200 B relative to contact points (i.e., solder connections) that are within an area occupied by both substrate 1200 A and substrate 1200 B.
  • FIG. 3 and FIG. 4 show representations of the connection between substrate 1200 A and substrate 1200 B.
  • substrate 1200 A includes a first side having a number of contact points (conductive pads) 310 on a surface thereof to accommodate contact pads on a chip, such as a microprocessor, through a C4 bonding configuration using, for example, lead-free solder connections (see connections 130 in FIG. 1 ).
  • Substrate 1200 A has a number of interconnections running therethrough (from a first device side to a second opposite side) and includes contact points 320 on a second side of the substrate (a side opposite the device side). Contact points 320 may have a pitch that is greater than a pitch of contact points 310 .
  • FIG. 3 and FIG. 4 shows a first side of substrate 1200 B having a number of contact points 330 corresponding to contact points 320 of substrate 1200 A (i.e., having a pitch similar to the pitch of contact points 320 ).
  • Substrate 1200 B has a number of interconnections running from a first side to a second PCB side to contact points 340 that may or may not have a contact pitch greater than a contact pitch of contact points 330 .
  • Contact points 340 on a second side of substrate 1200 B correspond to a contact pitch of a printed circuit board to which substrate 1200 B may be affixed through solder connections such as lead-free solder connections (see solder connection 155 connecting substrate 1200 B to PCB 150 in FIG. 1 ).
  • contact points 320 of substrate 1200 A are connected to contact points 330 of substrate 1200 B through gold plated bumps that are formed on either or both of contact points 320 and contact points 330 .
  • substrate 1200 A and substrate 1200 B are forced together with the contact points aligned and a thermal or ultrasonic force is used to bind the substrates together to form composite package substrate 120 .

Abstract

An apparatus including a circuit device and a composite package substrate. A system including a computing device including a microprocessor, the microprocessor coupled to a printed circuit board through a first substrate and a second substrate, wherein the second substrate includes a thickness that is less that a thickness of the first substrate. An apparatus including a first package substrate for a circuit device to be mounted thereon and a second substrate coupled to the first substrate, wherein the second substrate includes a thickness that is less than a thickness of the first substrate. A method including coupling a first substrate to a second substrate and coupling a circuit device to the first substrate, wherein the first substrate includes a surface area that is less than a surface area of the second substrate.

Description

    BACKGROUND
  • 1. Field
  • Integrated circuit packaging.
  • 2. Description
  • Integrated circuit chips or die are typically assembled into a package that is soldered to a printed circuit board. A chip or die may have contacts on one surface that are used to electrically connect the chip or die to a package substrate and correspondingly an integrated circuit to the package substrate. Accordingly, a suitable package substrate may have corresponding contacts on one surface. One way a number of contacts of a chip or die are connected to contacts of a package substrate are with solder ball contacts in, for example, a controlled collapse chip connect (C4) process. The package substrate typically also has a number of contacts on an opposite surface that are used to electrically connect the package substrate to a printed circuit board. One way this may be done is through solder connections such as a ball grid array (BGA).
  • Current industry practice is to replace traditional lead-based solder joints with lead-free solder joints. The lead-free transition has lowered the printed circuit board (PCB) materials margin by transferring more solder joint stress into the board. Another trend is the densification of package contacts also known as pitch reduction. With pitch reduction typically comes smaller PCB contact pads. Smaller PCB contact pads mean the stress on the pads is concentrated on a smaller surface area. This increases the possibility of pad cratering. Pad cratering is board laminate cracking starting from an edge of a pad at a pad-laminate interface, propagating under the pad. Similar cratering may occur instead or additionally on the package side of the solder connection (i.e., at the package substrate). Pad cratering is primarily caused by mechanical stresses within the solder joints. These stresses are influenced by PCB material (lead-free transition) and PCB contact size (pitch reduction) and are typically greatest near package corners.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Features, aspects, and advantages of embodiments will become more thoroughly apparent from the following detailed description, appended claims, and accompanying drawings in which:
  • FIG. 1 shows a package connected to a motherboard and a computer system.
  • FIG. 2 shows a schematic top view of a portion of the composite package substrate of FIG. 1 with schematic illustrations of similar stress.
  • FIG. 3 shows an exploded side view of the composite package substrate of FIG. 1 and illustrates the contact points associated with each substrate of the composite package substrate.
  • FIG. 4 shows the composite package substrate of FIG. 1 and illustrates the contact points associated with the composite package substrate.
  • DETAILED DESCRIPTION
  • FIG. 1 shows an embodiment of an electronic assembly including a package connected to a printed circuit board (PCB). The electronic assembly may be part of an electronic system such as a computer (e.g., desktop, laptop, hand-held, server, internet appliance, etc.), a wireless communication device (e.g., cellular phone, cordless phone, pager), a computer-related peripheral (e.g., printer, scanner, monitor), and entertainment device (e.g., television, radio, stereo, tape player, compact disc player, video cassette recorder, Motion Picture Experts Group, audio writer 3 (MP3) player and the like. FIG. 1 shows electronic assembly 100 that is part of a desktop computer.
  • In the embodiment shown in FIG. 1, electronic assembly 100 includes chip or die 110, having a number of circuit devices formed thereon and therein. Chip 110 is mechanically and electrically connected to composite package substrate 120. Chip 110 is electrically connected to composite package substrate 120, in this embodiment, through lead-free solder connections 130 (shown as solder balls) between corresponding contact points (e.g., conductive pads) on chip 110 and composite package substrate 120, respectively. Disposed between chip 110 and composite package substrate 120 is underfill formulation 135 such as an epoxy. Disposed over chip 110 and composite package substrate 120 is molding compound 140 such as an epoxy.
  • FIG. 1 shows composite package substrate 120 connected to printed circuit board (PCB) 150 in a ball grid array (BGA) type configuration. PCB 150 is, for example, a motherboard or other circuit board. Composite package substrate 120 is connected to PCB 150 through, for example, lead-free solder connections 155 at corresponding contact points (e.g., conductive pads) of composite package substrate 120 and PCB 150, respectively. Representatively, a lead-free solder for a BGA application is tin-silver-copper (Sn—Ag—Cu) (Ag is 0.3 to 0.4 wt. % and Cu is ˜0.5 wt. %) may be formed using 230° C. to 250° C. as a peak reflow temperature. PCB 150 may include other components, possibly connected to chip 110 through traces embedded in PCB 150. Representatively, FIG. 1 shows unit 160 that is, for example, a memory device, a power device or other device.
  • Referring to FIG. 1, composite package substrate 120 includes substrate 1200A and substrate 1200B with electrical interconnections running between the substrates to establish a number of contact points (e.g., conductive pads) on a surface of substrate 1200A (a top or device side surface as viewed) and a surface of substrate 1200B (a bottom or PCB side surface as viewed). Composite package substrate 120, in one embodiment, serves to connect chip 110 to PCB 150. Thus, composite package substrate 120 has a number of conductive interconnects therethrough with contact pads on each of a device side and a PCB side. In one embodiment, substrate 1200A as a cross-sectional area sufficiently large enough to accommodate chip 110 (e.g., a cross-sectional area larger than a cross-sectional area of chip 110). Substrate 1200B has a cross-sectional area that is greater than a cross-sectional area of substrate 1200A.
  • Substrate 1200B includes a number of contact points on one surface (a bottom or PCB surface as viewed) to connect composite package substrate 120 to printed circuit board 150 through, for example, solder connections. Thus, the pitch of contact points on a PCB side of substrate 1200B corresponds to a contact pitch of PCB 150.
  • In one embodiment, substrate 1200A is a fiberglass impregnated laminate having a thickness on the order of about one millimeter. Substrate 1200B may be of a similar material as substrate 1200A with a reduced thickness to render substrate 1200B more flexible than substrate 1200A. In one embodiment, a suitable thickness for substrate 1200B is on the order of about 0.2 millimeters. Alternatively, substrate 1200B may be a material that is different than substrate 1200A. For example, where substrate 1200A is a fiberglass impregnated laminate, substrate 1200B may be a flexible circuit material such as a polyimide material.
  • Composite package substrate 120 recognizes that the package soldered joint stress is generally not equally distributed across the package substrate. The highest stresses tend to occur at the edges and corner of the package substrate. FIG. 2, for example, illustrates a schematic top view of substrate 1200B of composite package substrate 120. As illustrated in FIG. 2, areas of substrate 1200B denoted by circular regions 2100 tend to experience a roughly equal stress while areas 2200 at the edges and corners tend to experience the highest stress. By making substrate 1200B of a relatively flexible material, stresses at areas 2200 (e.g., the corners and outer rows and columns of substrate 1200B may be reduced.
  • In one embodiment, the contact points (pads) on a PCB side of substrate 1200B are arranged in a row and column configuration occupying a large percentage of the surface area of the PCB side surface of substrate 1200B. FIG. 1 shows a single row or column. In one embodiment, substrate 1200B has a surface area that is larger than substrate 1200A. Representatively, substrate 1200B has a surface area such that when viewed from a device side, substrate 1200A has a surface area that encompasses all but the last four rows and columns of contact points of substrate 1200B. Thus, the outermost contact points (e.g., conductive pads) of substrate 1200B (designated by arrow 2200 in FIG. 1) experience less stress due to the flexibility of substrate 1200B relative to contact points (i.e., solder connections) that are within an area occupied by both substrate 1200A and substrate 1200B.
  • FIG. 3 and FIG. 4 show representations of the connection between substrate 1200A and substrate 1200B. Representatively, substrate 1200A includes a first side having a number of contact points (conductive pads) 310 on a surface thereof to accommodate contact pads on a chip, such as a microprocessor, through a C4 bonding configuration using, for example, lead-free solder connections (see connections 130 in FIG. 1). Substrate 1200A has a number of interconnections running therethrough (from a first device side to a second opposite side) and includes contact points 320 on a second side of the substrate (a side opposite the device side). Contact points 320 may have a pitch that is greater than a pitch of contact points 310.
  • Referring to substrate 1200B, FIG. 3 and FIG. 4 shows a first side of substrate 1200B having a number of contact points 330 corresponding to contact points 320 of substrate 1200A (i.e., having a pitch similar to the pitch of contact points 320). Substrate 1200B has a number of interconnections running from a first side to a second PCB side to contact points 340 that may or may not have a contact pitch greater than a contact pitch of contact points 330. Contact points 340 on a second side of substrate 1200B correspond to a contact pitch of a printed circuit board to which substrate 1200B may be affixed through solder connections such as lead-free solder connections (see solder connection 155 connecting substrate 1200B to PCB 150 in FIG. 1).
  • In one embodiment, contact points 320 of substrate 1200A are connected to contact points 330 of substrate 1200B through gold plated bumps that are formed on either or both of contact points 320 and contact points 330. Representatively, having the plated bumps formed on the contact points, substrate 1200A and substrate 1200B are forced together with the contact points aligned and a thermal or ultrasonic force is used to bind the substrates together to form composite package substrate 120.
  • In the preceding detailed description, reference is made to specific embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the following claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

Claims (15)

1. An apparatus comprising:
a circuit device;
a first substrate comprising a first plurality of contact points on a first surface corresponding to contact points on the circuit device; and
a second substrate coupled to a second surface of the first substrate, such that the first substrate is disposed between the circuit device and the second substrate, the second substrate comprising a plurality of contact points configured to electrically couple the circuit device to a printed circuit board.
2. The apparatus of claim 1, wherein the second substrate comprises a thickness that is less than a thickness of the first substrate.
3. The apparatus of claim 1, wherein the second surface of the first substrate comprises a plurality of second contact points electrically coupled to the plurality of contact points of the second substrate.
4. The apparatus of claim 1, wherein the first substrate comprises a surface area that is less than a surface area of the second substrate.
5. The apparatus of claim 1, further comprising a plurality of lead-free solder bumps disposed on the plurality of contact points of the second substrate.
6. The apparatus of claim 1, wherein the circuit device comprises a microprocessor chip.
7. A system comprising:
a computing device comprising a microprocessor, the microprocessor coupled to a printed circuit board through a first substrate and a second substrate, the first substrate disposed between the microprocessor and the second substrate, wherein the second substrate comprises a thickness that is less than a thickness of the first substrate.
8. The system of claim 7, wherein the first substrate comprises a surface area that is less than a surface area of the second substrate.
9. The apparatus of claim 7, wherein the second substrate is coupled to the printed circuit board through a plurality of lead-free solder bumps.
10. An apparatus comprising:
a first substrate comprising a first plurality of contact points on a first surface corresponding to contact points for a circuit device to be mounted thereon; and
a second substrate comprising a first surface coupled to a second surface of the first substrate and a second surface comprising a plurality of contact points configured to electrically couple the second substrate to a printed circuit board, wherein the second substrate comprises a thickness that is less than a thickness of the first substrate.
11. The apparatus of claim 10, wherein the second surface of the first substrate comprises a plurality of second contact points electrically coupled to the plurality of contact points of the second substrate.
12. The apparatus of claim 10, wherein the first substrate comprises a surface area that is less than a surface area of the second substrate.
13. A method comprising:
coupling a first substrate to a second substrate, the first substrate comprising a first plurality of contact points on a first surface and the second substrate comprising a first surface coupled to a second surface of the first substrate; and
coupling a circuit device to the first plurality of contacts on the first substrate,
wherein the first substrate comprises a surface area that is less than a surface area of the second substrate.
14. The method of claim 13, further comprising coupling a circuit device to the first substrate.
15. The method of claim 14, further comprising coupling the second substrate to a printed circuit board using lead-free solder.
US11/614,864 2006-12-21 2006-12-21 Stack up pcb substrate for high density interconnect packages Abandoned US20080150132A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/614,864 US20080150132A1 (en) 2006-12-21 2006-12-21 Stack up pcb substrate for high density interconnect packages

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/614,864 US20080150132A1 (en) 2006-12-21 2006-12-21 Stack up pcb substrate for high density interconnect packages

Publications (1)

Publication Number Publication Date
US20080150132A1 true US20080150132A1 (en) 2008-06-26

Family

ID=39541664

Family Applications (1)

Application Number Title Priority Date Filing Date
US11/614,864 Abandoned US20080150132A1 (en) 2006-12-21 2006-12-21 Stack up pcb substrate for high density interconnect packages

Country Status (1)

Country Link
US (1) US20080150132A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012065202A1 (en) 2010-11-19 2012-05-24 At & S Austria Technologie & Systemtechnik Aktiengesellschaft Method for mounting a component in or on a circuit board, and circuit board
US8798675B2 (en) 2012-09-03 2014-08-05 iBlaidZ, Inc. System of stacked devices
US9703321B2 (en) 2013-07-09 2017-07-11 I-Blades, Inc. Snap on wearable module

Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5576519A (en) * 1994-01-04 1996-11-19 Dell U.S.A., L.P. Anisotropic interconnect methodology for cost effective manufacture of high density printed wiring boards
US6177728B1 (en) * 1998-04-28 2001-01-23 International Business Machines Corporation Integrated circuit chip device having balanced thermal expansion
US20020041489A1 (en) * 2000-10-11 2002-04-11 Fritz Donald S. Semiconductor package with stress inhibiting intermediate mounting substrate
US20020053728A1 (en) * 2000-06-21 2002-05-09 Isaak Harlan R. Panel stacking of BGA devices to form three-dimensional modules
US6455930B1 (en) * 1999-12-13 2002-09-24 Lamina Ceramics, Inc. Integrated heat sinking packages using low temperature co-fired ceramic metal circuit board technology
US6618938B1 (en) * 2000-02-08 2003-09-16 Lsi Logic Corporation Interposer for semiconductor package assembly
US20040110366A1 (en) * 1997-05-27 2004-06-10 Mackay John Forming solder balls on substrates
US20040169277A1 (en) * 1998-07-01 2004-09-02 Fujitsu Limted Multileveled printed circuit board unit including substrate interposed between stacked bumps
US20040212030A1 (en) * 2003-04-22 2004-10-28 Ibiden Co., Ltd. Substrate for mounting IC chip, multilayered printed circuit board, and device for optical communication
US20040212094A1 (en) * 2003-04-24 2004-10-28 Farooq Mukta G. Lead-free alloys for column/ball grid arrays, organic interposers and passive component assembly
US6830177B2 (en) * 2001-09-10 2004-12-14 General Dynamics Information Systems, Inc. Method and apparatus to compliantly interconnect commercial-off-the-shelf chip scale packages and printed wiring boards
US20050029555A1 (en) * 2002-12-23 2005-02-10 Figueroa David Gregory Silicon building blocks in integrated circuit packaging
US20050158915A1 (en) * 2004-01-15 2005-07-21 Seiko Epson Corporation Semiconductor device and method of fabricating the same
US20060000542A1 (en) * 2004-06-30 2006-01-05 Yongki Min Metal oxide ceramic thin film on base metal electrode
US7049692B2 (en) * 2003-03-11 2006-05-23 Fujitsu Limited Stacked semiconductor device
US7226654B2 (en) * 2003-07-29 2007-06-05 Kyocera Corporation Laminated wiring board and its mounting structure
US20070126443A1 (en) * 2001-07-11 2007-06-07 Formfactor, Inc. Method of Manufacturing A Probe Card
US7229850B2 (en) * 2002-07-01 2007-06-12 Tessera, Inc. Method of making assemblies having stacked semiconductor chips
US7390700B2 (en) * 2006-04-07 2008-06-24 Texas Instruments Incorporated Packaged system of semiconductor chips having a semiconductor interposer
US20080265391A1 (en) * 2004-08-23 2008-10-30 Sterrett Terry L Etched interposer for integrated circuit devices
US7445141B2 (en) * 2004-09-22 2008-11-04 International Business Machines Corporation Solder interconnection array with optimal mechanical integrity
US20080285244A1 (en) * 2006-08-04 2008-11-20 International Business Machines Corporation Temporary chip attach carrier
US20090013528A1 (en) * 2005-09-08 2009-01-15 International Business Machines Corporation Land grid array (lga) interposer utilizing metal-on-elastomer hemi-torus and other multiple points of contact geometries

Patent Citations (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5576519A (en) * 1994-01-04 1996-11-19 Dell U.S.A., L.P. Anisotropic interconnect methodology for cost effective manufacture of high density printed wiring boards
US20040110366A1 (en) * 1997-05-27 2004-06-10 Mackay John Forming solder balls on substrates
US6177728B1 (en) * 1998-04-28 2001-01-23 International Business Machines Corporation Integrated circuit chip device having balanced thermal expansion
US20040169277A1 (en) * 1998-07-01 2004-09-02 Fujitsu Limted Multileveled printed circuit board unit including substrate interposed between stacked bumps
US6455930B1 (en) * 1999-12-13 2002-09-24 Lamina Ceramics, Inc. Integrated heat sinking packages using low temperature co-fired ceramic metal circuit board technology
US6618938B1 (en) * 2000-02-08 2003-09-16 Lsi Logic Corporation Interposer for semiconductor package assembly
US20020053728A1 (en) * 2000-06-21 2002-05-09 Isaak Harlan R. Panel stacking of BGA devices to form three-dimensional modules
US20020041489A1 (en) * 2000-10-11 2002-04-11 Fritz Donald S. Semiconductor package with stress inhibiting intermediate mounting substrate
US20070126443A1 (en) * 2001-07-11 2007-06-07 Formfactor, Inc. Method of Manufacturing A Probe Card
US6830177B2 (en) * 2001-09-10 2004-12-14 General Dynamics Information Systems, Inc. Method and apparatus to compliantly interconnect commercial-off-the-shelf chip scale packages and printed wiring boards
US7229850B2 (en) * 2002-07-01 2007-06-12 Tessera, Inc. Method of making assemblies having stacked semiconductor chips
US20050029555A1 (en) * 2002-12-23 2005-02-10 Figueroa David Gregory Silicon building blocks in integrated circuit packaging
US7049692B2 (en) * 2003-03-11 2006-05-23 Fujitsu Limited Stacked semiconductor device
US20040212030A1 (en) * 2003-04-22 2004-10-28 Ibiden Co., Ltd. Substrate for mounting IC chip, multilayered printed circuit board, and device for optical communication
US20040212094A1 (en) * 2003-04-24 2004-10-28 Farooq Mukta G. Lead-free alloys for column/ball grid arrays, organic interposers and passive component assembly
US7226654B2 (en) * 2003-07-29 2007-06-05 Kyocera Corporation Laminated wiring board and its mounting structure
US20050158915A1 (en) * 2004-01-15 2005-07-21 Seiko Epson Corporation Semiconductor device and method of fabricating the same
US20060000542A1 (en) * 2004-06-30 2006-01-05 Yongki Min Metal oxide ceramic thin film on base metal electrode
US20080265391A1 (en) * 2004-08-23 2008-10-30 Sterrett Terry L Etched interposer for integrated circuit devices
US7445141B2 (en) * 2004-09-22 2008-11-04 International Business Machines Corporation Solder interconnection array with optimal mechanical integrity
US20090013528A1 (en) * 2005-09-08 2009-01-15 International Business Machines Corporation Land grid array (lga) interposer utilizing metal-on-elastomer hemi-torus and other multiple points of contact geometries
US7390700B2 (en) * 2006-04-07 2008-06-24 Texas Instruments Incorporated Packaged system of semiconductor chips having a semiconductor interposer
US20080285244A1 (en) * 2006-08-04 2008-11-20 International Business Machines Corporation Temporary chip attach carrier

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012065202A1 (en) 2010-11-19 2012-05-24 At & S Austria Technologie & Systemtechnik Aktiengesellschaft Method for mounting a component in or on a circuit board, and circuit board
CN103210705A (en) * 2010-11-19 2013-07-17 At&S奥地利科技及系统技术股份公司 Method for mounting a component in or on a circuit board, and circuit board
AT13430U1 (en) * 2010-11-19 2013-12-15 Austria Tech & System Tech METHOD FOR DETERMINING A COMPONENT IN BZW. ON A PCB AND LADDER PLATE
US9462701B2 (en) 2010-11-19 2016-10-04 At & S Austria Technologie & Systemtechnik Aktiengesellschaft Method for mounting a component in or on a circuit board, and circuit board
US8798675B2 (en) 2012-09-03 2014-08-05 iBlaidZ, Inc. System of stacked devices
US9064356B2 (en) 2012-09-03 2015-06-23 iBlaidZ, Inc. System of stacked devices
US9576409B2 (en) 2012-09-03 2017-02-21 I-Blades, Inc. Method and system for smart contact arrays
US9761068B2 (en) 2012-09-03 2017-09-12 I-Blades, Inc. System of stacked devices
US9703321B2 (en) 2013-07-09 2017-07-11 I-Blades, Inc. Snap on wearable module

Similar Documents

Publication Publication Date Title
US7554203B2 (en) Electronic assembly with stacked IC's using two or more different connection technologies and methods of manufacture
KR102198858B1 (en) Semiconductor package stack structure having interposer substrate
US7569939B2 (en) Self alignment features for an electronic assembly
US7498678B2 (en) Electronic assemblies and systems with filled no-flow underfill
US6815837B2 (en) Electronic package with strengthened conductive pad
JP5002533B2 (en) Stacked chip package structure
US8354301B2 (en) Packaged microdevices and methods for manufacturing packaged microdevices
JPH06510396A (en) integrated circuit chip carrier
US20080023814A1 (en) Stacked ball grid array semiconductor package
US20020195722A1 (en) Structure and mounting method
JP2003133518A (en) Semiconductor module
KR20110099555A (en) Stacked semiconductor packages
US7659481B2 (en) Printed wiring board and information processing device incorporating the board
US6717066B2 (en) Electronic packages having multiple-zone interconnects and methods of manufacture
JP5394603B2 (en) A multi-package module comprising a stacked package comprising a die and a mold body arranged asymmetrically.
US6541847B1 (en) Packaging for multi-processor shared-memory system
US20080230886A1 (en) Stacked package module
US20080150132A1 (en) Stack up pcb substrate for high density interconnect packages
US20070007322A1 (en) Board assembly apparatus having electronic components disposed in a space between circuit boards and a manufacturing method thereof
US7589395B2 (en) Multiple-dice packages using elements between dice to control application of underfill material to reduce void formation
JP4946056B2 (en) Laminated module and manufacturing method thereof
JP2006278771A (en) Semiconductor device and manufacturing method thereof
JP2002289735A (en) Semiconductor device
US9368467B2 (en) Substrate structure and semiconductor package using the same
US20090146300A1 (en) Semiconductor packages and electronic products employing the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTEL CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HU, TOM;SAKALKALE, MUKUL D.;BRUSSO, PATRICIA A.;AND OTHERS;REEL/FRAME:021517/0820;SIGNING DATES FROM 20061220 TO 20061221

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION