US20080206963A1 - Cleaving process to fabricate multilayered substrates using low implantation doses - Google Patents

Cleaving process to fabricate multilayered substrates using low implantation doses Download PDF

Info

Publication number
US20080206963A1
US20080206963A1 US12/148,318 US14831808A US2008206963A1 US 20080206963 A1 US20080206963 A1 US 20080206963A1 US 14831808 A US14831808 A US 14831808A US 2008206963 A1 US2008206963 A1 US 2008206963A1
Authority
US
United States
Prior art keywords
layer
cleave
particles
cleaving
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/148,318
Inventor
Francois J. Henley
Michael A. Bryan
William G. En
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Silicon Genesis Corp
Original Assignee
Silicon Genesis Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Silicon Genesis Corp filed Critical Silicon Genesis Corp
Priority to US12/148,318 priority Critical patent/US20080206963A1/en
Publication of US20080206963A1 publication Critical patent/US20080206963A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26506Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/265Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/2658Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane

Definitions

  • the present invention relates to the manufacture of objects. More particularly, the invention provides a technique including a method and device for cleaving a substrate in the fabrication of a multi-layered substrate for semiconductor integrated circuits, for example. But it will be recognized that the invention has a wider range of applicability; it can also be applied to other substrates for multi-layered integrated circuit devices, three-dimensional packaging of integrated semiconductor devices, photonic devices, piezoelectronic devices, microelectromechanical systems (“MEMS”), sensors, actuators, solar cells, flat panel displays (e.g., LCD, AMLCD), biological and biomedical devices, and the like.
  • MEMS microelectromechanical systems
  • silicon on insulator wafers These wafers generally include a silicon material layer, where devices are to be formed, overlying an insulating layer, commonly made of silicon dioxide, which overlies a bulk substrate material.
  • Silicon on insulator wafers which are known as SOI wafers, are made using one of many techniques. A common technique for making such wafer is “separation by ion implantation of oxygen,” also termed as SIMOX. These SIMOX wafers are often made by implanting high doses of oxygen impurities into a silicon substrate, where the oxygen is later annealed to create an insulating layer underlying a surface of the silicon substrate. An active device layer is defined overlying such insulating layer.
  • SIMOX wafers have numerous limitations. For example, SIMOX wafers are often difficult to make in an efficient manner, since the high doses often require a long implantation time. Implantation is generally an expensive operation in the manufacture of wafers. Additionally, implantation of oxygen often causes damage to the device layer. Such damage can influence the operation and reliability of integrated circuit devices that are fabricated onto the device layer.
  • CCP controlled cleaving process
  • the CCP technique produces improved films using a room temperature process to cleave films.
  • the room temperature process is generally free from microbubbles or microcavities, which may lead to blisters and the like caused by the conventional process described in Bruel.
  • the present invention provides a method for fabricating multilayered substrates from a cleaving process.
  • Such substrates use low doses of particles, which are used to create stress in a cleaving layer.
  • the low doses of particles improve film quality and efficiency of the present method.
  • the present invention provides a method of forming substrates, e.g., silicon on insulator, silicon on silicon.
  • the method includes providing a donor substrate, e.g., silicon wafer.
  • the method also includes forming a cleave layer on the donor substrate that includes a cleave plane, the plane along which the separation of the substrates occurs.
  • the cleave layer comprising silicon germanium.
  • the method also includes forming a device layer (e.g., epitaxial silicon) on the cleave layer.
  • the method also includes introducing particles into the cleave layer to add stress in the cleave layer.
  • the particles are then redistributed where a portion of the particles from the cleave layer forms a high concentration region of the particles in a region within the cleave layer and adjacent to the device layer, where the redistribution of the particles is carried out in a manner substantially free from microbubble or microcavity formation of the particles. That is, the particles are generally at a low dose, which is defined herein as a lack of microbubble or microcavity formation in the cleave plane.
  • the method also includes providing selected energy to the donor substrate to cleave the device layer from the cleave layer at the cleave plane, usually adjacent to the high concentration region of particles, whereupon the selected energy is applied to create a controlled cleaving action to remove the device layer from the cleave layer in a controlled manner.
  • the present invention provides a method of forming a multilayered substrate.
  • the method includes providing a donor substrate.
  • a cleave layer is formed on the donor substrate.
  • the cleave layer comprises silicon germanium.
  • the method also includes forming a device layer (e.g., epitaxial silicon) on the cleave layer.
  • the method also introduces particles into the cleave layer to add stress in the cleave layer.
  • the redistribution of the particles is carried out in a manner substantially free from microbubble or microcavity formation of the particles in the cleave plane.
  • the method also includes providing selected energy to the donor substrate to cleave the device layer from the cleave layer at the high concentration region of particles, whereupon the selected energy is applied to create a controlled cleaving action to remove the device layer from the cleave layer along the cleave plane in a controlled manner to separate the handle substrate that has the device layer from the donor substrate.
  • the present invention provides a composite substrate comprising a donor substrate.
  • the substrate has an overlying cleave layer, and has an overlying device layer, wherein the cleave layer comprises a maximum dosage of particles close to an interface between the device layer and the cleave layer.
  • the present invention provides a method of forming substrates, e.g., silicon on insulator, silicon on silicon.
  • the method includes providing a donor substrate, e.g., silicon wafer, epitaxial wafer, glass.
  • the method includes forming a cleave layer (e.g., silicon germanium) comprising a cleave plane on the donor substrate.
  • the method also includes forming a device layer (e.g., epitaxial silicon) on the cleave layer.
  • the method then introduces particles into the cleave layer to add stress to the cleave plane, where the particles are selected from those species that are derived free from hydrogen gas, helium gas, or any other species that forms microbubbles or microcavities.
  • the method also includes separating the device layer from the donor substrate at the cleave plane of the donor substrate. Preferably, a controlled cleaving process is used.
  • the present invention uses controlled energy and selected conditions to preferentially cleave a thin film of material from a donor substrate which includes multi-material sandwiched films.
  • This cleaving process selectively removes the thin film of material from the substrate while preventing a possibility of damage to the film or a remaining portion of the substrate.
  • the process also provides a multilayered substrate structure, which can be reused without substantial damage. Accordingly, the remaining substrate portion can be re-used repeatedly for other applications.
  • the method provides smoother films (e.g., less than 30 or 20 or 10 or 5 or 3 or 2 Angstroms RMS) upon cleaving. Depending upon the application, one or more of these advantages may exist.
  • FIGS. 1-15 are simplified diagrams of methods according to embodiments of the present invention.
  • FIGS. 16-18 are simplified diagrams of experimental results according to embodiments of the present invention.
  • the present invention provides a method for reclaiming substrates from a cleaving process. Such reclaimed substrates can be reused for the manufacture of other substrates and the like.
  • FIGS. 1-15 are simplified diagrams of methods according to embodiments of the present invention. These diagrams are merely examples which not unduly limit the scope of the claims herein. One of ordinary skill in the art would recognize many other variations, modifications, and alternatives.
  • the present method begins by providing a substrate 10 .
  • the substrate can be any suitable substrate such as a silicon wafer (e.g., bulk, multilayered) and others.
  • the substrate 11 has a top surface, which is substantially planar in this application. Other forms can also exist.
  • a stop layer 14 is defined overlying the top surface of the substrate, as shown in FIG. 2 .
  • the stop layer can be any suitable material that protects substrate 11 and in particular surface 12 of substrate 11 .
  • the stop layer can be an epitaxial silicon layer made using a chemical vapor deposition process.
  • the layer can be doped or undoped. If doped, the layer can be graded or constantly doped.
  • the chemical vapor deposition process can include silane and hydrogen bearing gases. Other gases can also be used. These gases are introduced into an epitaxial chamber such as those made by Applied Materials, Inc. of Santa Clara, Calif. Alternatively, the chamber can be made by ASM International of Phoenix, Ariz.
  • the stop layer can also be a combination of layers, which are doped or undoped.
  • the stop layer can be a physical deposition layer or a plated layer or the like.
  • the process includes forming a cleaving layer 18 overlying the stop layer 14 , as shown in FIG. 3 .
  • the cleaving layer can be made by any suitable material that enhances cleaving.
  • the cleaving layer can be deposited by one or a combination of techniques such as chemical vapor deposition, physical vapor deposition, plating, or the like.
  • the cleaving layer is a silicon germanium layer.
  • the silicon germanium layer is often made to a thickness that enhances cleaving.
  • the silicon germanium layer can also be replaced by other layers, which enhance cleaving.
  • the silicon germanium layer is grown in a manner where it is stable. That is, the silicon germanium is an epitaxial layer in a pseudomorphic state. The silicon germanium is not grown in a manner to create roughening or misfit dislocations.
  • a device layer is grown over the silicon germanium to enhance stability. That is, silicon germanium, which may be in a meta stable state, is now in a stable state due to the device layer or capping layer. Details of such device layer are provided below.
  • the device layer is a region where active devices or structures are to be formed in a subsequent process or processes.
  • the device layer is made of a suitable material such as silicon, for example.
  • the device layer can be an epitaxial silicon layer.
  • the epitaxial silicon layer is made overlying the silicon germanium layer in a manner where the device layer is substantially free from defects.
  • a high quality stop layer often provides an ideal source for nucleation and growth of the silicon-germanium and the overlying epitaxial silicon layers.
  • the epitaxial silicon layer is made using a chemical vapor deposition process.
  • the chemical vapor deposition process can include silane and hydrogen bearing gases.
  • an epitaxial chamber such as those made by Applied Materials, Inc. of Santa Clara, Calif.
  • the chamber can be made by ASM International of Phoenix, Ariz.
  • the device layer acts as a capping layer over the cleaving layer.
  • the capping layer can improve stability of the cleaving layer, which is stressed due to differences in crystalline structure from the stop layer or substrate. An increase in temperature of such cleaving layer also adds to the stress, where a temperature above a critical temperature for a certain film thickness creates an unstable film.
  • the capping layer of epitaxial silicon improves stability of the cleaving layer, in a manner shown in FIG. 3A .
  • thickness of silicon germanium is plotted on a vertical axis against concentration of germanium to silicon on a horizontal axis. Two plots are indicated (where the silicon germanium is grown at about 550 degrees Celsius).
  • the plot referenced as numeral 303 is shown for a silicon germanium layer, which is not capped. That is, there is no layer overlying the silicon germanium layer. According to the plot 303 , about 100 Angstroms (or 80 Angstroms) of a 30% germanium mixture of silicon germanium can be grown. Region 302 , which is between the two curves, is a meta stable region, where any increase in temperature from 550 degrees Celsius of the film causes an unstable condition. When the layer is capped, however, the silicon germanium layer can be grown much thicker as shown by the curve in reference numeral 301 . The capped layer allows the silicon germanium to be grown to a thickness of about 1.5 times or more than two times the thickness of the uncapped layer, while still maintaining a stable condition during subsequent processing, such as thermal treatment (e.g., over 400 degrees Celsius) and the like.
  • thermal treatment e.g., over 400 degrees Celsius
  • the present method provides a higher temperature during growth of the device layer to improve device fabrication times.
  • the device 350 in FIGS. 3B and 3C is being fabricated.
  • the device fabricated includes substrate 11 , stop layer 14 , cleave layer 14 , and device layer 340 , 341 .
  • the substrate 11 is provided.
  • the device also is subject to the temperature profile 310 , illustrated in FIG. 3B . It is cleaned using a clean and bake process, if desired.
  • the stop layer which is epitaxial silicon, is formed overlying the substrate.
  • the epitaxial silicon is formed at a first temperature, which can be about 900 to 950 degrees Celsius. Such first temperature and epitaxial silicon fills any defects in the substrate such as crystal originated particles, which are called “COPs” and the like.
  • the first temperature is also high enough to provide a deposition rate that is efficient for manufacturing.
  • the cleaving layer is formed at a second temperature, which is less than the first temperature.
  • the second temperature is a temperature where a cleaving layer such as silicon germanium is stable.
  • a temperature can be about 650 degrees Celsius or less for a 100 to 200 Angstroms or so layer for 30% germanium in silicon, where the silicon germanium is uncapped.
  • the layer can be grown to a thickness, where the silicon germanium is still stable.
  • a device layer is formed in at least two steps or can be formed where it undergoes higher temperature growth during a portion of such formation to decrease growth time. Initially, the device layer is formed at the second temperature to maintain stability in the cleave layer.
  • epitaxial silicon is formed to a thickness of about 350 Angstroms or 400 Angstroms and greater to cap the cleaving layer.
  • the device layer formation undergoes a higher temperature, which deposits such device layer at a higher deposition rate.
  • the higher deposition rate for epitaxial silicon can be 100 Angstroms per second and greater.
  • the second device layer forms to a thickness of greater than about 1,000 Angstroms or greater than about 3,000 Angstroms, but can also be at other thicknesses.
  • the device layer can be formed in at least two steps or a number of steps to facility the manufacture of the device.
  • the present deposition methods are generally formed in a single chamber or a clustertool configuration to eliminate any cleaning steps between layer formation. That is, the combination of the cleaving layer and the device layers can be formed in-situ.
  • the cleave layer can be deposited using selected concentration profiles, which enhance cleaving.
  • FIGS. 3D to 3E are simplified diagrams of such concentration profiles for cleaving layers according to embodiments of the present invention.
  • the vertical axis represents concentration of germanium to silicon in percentages and the horizontal axis represents thickness or depth from a surface region to the back side of the substrate.
  • the region represented as reference numeral 371 is the cleaving layer.
  • the concentration of germanium is zero at position t( 1 ), which is also pure silicon.
  • the germanium concentration steps-up to a selected concentration (e.g., 30%), the concentration then decreases linearly back down to zero at t( 2 ).
  • Cleaving generally occurs at around position t( 1 ), which has a higher stress than the other regions and would be the location of the cleave plane.
  • the region represented as reference numeral 381 is the cleaving layer.
  • the concentration of germanium is zero at position t( 1 ), which is also pure silicon.
  • the germanium concentration steps up to a selected concentration (e.g., 30%) and maintains the selected concentration through the region referenced as numeral 382 .
  • the germanium concentration then decreases linearly back down to zero at t( 2 ).
  • Cleaving occurs at around position t( 1 ) (the cleave plane location), which has a higher stress than the other regions at some selected implant conditions.
  • region 382 can also include a slope, which is linear or curved, depending upon the application.
  • the profiles illustrated by the above Figs. include at least two regions, but may include more depending upon the application.
  • the first region which is in the vicinity of t( 1 )
  • the cleave region i.e. the cleave plane
  • the second region is the capture region.
  • the capture region is a portion of the cleave region, which enhances an efficient capture and redistribution of particles implanted within this layer during implantation or subsequent process steps. Once the particles have been captured, they can redistribute to add stress to the cleave region. Details of such introduction of particles are described below.
  • the method introduces particles 22 through the device layer into the cleaving layer 18 , as shown in FIG. 4 .
  • smaller mass particles are generally selected to reduce a possibility of damage to the device layer 22 . That is, smaller mass particles easily travel through the device layer to the cleaving layer without substantially damaging the device layer that the particles traverse through.
  • the smaller mass particles (or energetic particles) can be almost any charged (e.g., positive or negative) and/or neutral atoms or molecules, or electrons, or the like.
  • the particles can be neutral and/or charged particles including ions such as ions of hydrogen and its isotopes (i.e., deuterium), rare gas ions such as helium and its isotopes, and neon.
  • the particles can also be derived from compounds such as gases, e.g., hydrogen gas, water vapor, methane, and hydrogen compounds, and other light atomic mass particles.
  • the particles can be any combination of the above particles, and/or ions and/or molecular species and/or atomic species.
  • the particles generally have sufficient kinetic energy to penetrate through the surface to a selected depth underneath the surface of the device layer.
  • Implantation dose ranges from about 10 14 to about 10 17 atoms/cm 2 , and preferably the dose is greater than about 10 15 atoms/cm 2 .
  • Implantation energy ranges from about 1 KeV to about 1 MeV, and is generally about 30 KeV.
  • Implantation temperature ranges from about ⁇ 200 to about 600° C., and is preferably less than about 400° C. to prevent a possibility of a substantial quantity of hydrogen ions from diffusing out of the implanted silicon wafer and annealing the implanted damage and stress.
  • the hydrogen ions can be selectively introduced into the silicon wafer to the selected depth at an accuracy of about +/ ⁇ 0.03 to +/ ⁇ 0.05 microns.
  • the type of ion used and process conditions depend upon the application.
  • chemical, amorphization, interstitial, and or other stress can be introduced by adding heavier particles to the cleaving layer.
  • the heavier particles include one or any combination of silicon, oxygen, germanium, carbon, nitrogen, or any other suitable heavier particle that can add stress and enhance cleaving.
  • These heavier particles can be implanted through the device layer or can be diffused or the like.
  • a dose requirement for these heavier particles would generally be less than that of lighter particles but do often require higher implant energies than lighter ions to penetrate to the vicinity of the cleave layer.
  • implant energies could range from 80-200 keV for ions between the mass range of oxygen and silicon.
  • a combination of heavier and lighter particles can also be used in other embodiments.
  • virtual no microbubbles or cavities are formed. Additionally, redistribution of such heavier particles may not take place or occurs less than lighter particles.
  • many other ways of introducing stress can also be used.
  • the implanted particles add stress or reduce fracture energy along a region parallel to the top surface of the substrate at the selected depth.
  • the energies depend, in part, upon the implantation species and conditions. These particles reduce a fracture energy level of the substrate at the selected depth. This allows for a controlled cleave along the implanted plane at the selected depth.
  • Implantation can occur under conditions such that the energy state of substrate at all internal locations is insufficient to initiate a non-reversible fracture (i.e., separation or cleaving) in the substrate material. It should be noted, however, that implantation does generally cause a certain amount of defects (e.g., micro-defects) in the substrate that can be repaired by subsequent heat treatment, e.g., thermal annealing or rapid thermal annealing.
  • the particles are introduced into the cleaving layer to achieve a selected dosage to facilitate cleaving.
  • the present invention provides selected dosages that can be implanted into the cleaving layer to enhance cleaving.
  • the vertical axis represents concentration of particles, which is referenced a horizontal axis, which represents thickness or depth from a surface of the substrate to the back side of the substrate.
  • the cleaving layer is shown by the cross-hatched lines 401 , which are between positions t( 1 ) and t( 2 ).
  • FIG. 4 A illustrates the conventional process taught by Bruel generally for comparison purposes only.
  • Bruel's technique introduces a high concentration of hydrogen bearing particles where the maximum dosage intersects the cleaving region, which is a purely implanted layer 401 A.
  • a certain amount of dosage (Cc) is generally used in the cleaving layer to facilitate the Bruel method.
  • the Bruel method uses a high concentration of hydrogen to form microbubbles, which form even larger bubbles, which blister, splinter, and separate the film during thermal treatment. This high concentration generally is undesirable since it causes excessive surface roughness and other defects, which the present invention overcomes. Additionally, thermal treatment at high temperature is also generally undesirable, since it causes defects.
  • the present method uses a selected low dosage of hydrogen bearing particles, which occupy a region between position t( 1 ) and t( 2 ).
  • the cleaving layer referenced as numeral 401 comprises a deposited silicon germanium layer and implanted particles, which are in a low dose.
  • the dose is defined as an amount that is substantially free from the formation of microbubbles, which can lead to even larger bubbles, which blister, splinter, and separate the film.
  • the dose generally should be a certain amount of particles that occupy the region in the cleaving layer. Regions outside the cleaving layer can have a higher dose, but generally do not directly participate in the cleaving process.
  • the particle distribution profile can include, for example, those shown by reference numbers 409 , 407 , and 405 .
  • Profile 405 generally has a higher overall dose than either profile 407 or 409 , which has the lowest overall dose.
  • the higher dose occupies region 415 , which is outside of the device layer 411 , thereby reducing a possibility of high dosage damage to the device layer.
  • the cleaving layer has a relatively constant amount of dosage in these examples. The constant amount of dosage is maintained where damage to the device layer is reduced.
  • a maximum dosage region falls outside of the cleave layer, which is substantially different from the conventional Bruel process where a maximum dosage region is necessarily in close proximity and directly contributes to the conventional blistering cleaving processes. Therefore, it is a fundamental characteristic of the Bruel blistering processes that the cleave plane will be at or very near to the implant peak in a region where the microcavities and microbubbles coalesce to develop a fracture plane.
  • the cleaving layer has a suitable characteristic for cleaving after implantation.
  • the cleaving layer is a stressed layer.
  • the stressed layer is thermally stable after implantation, since it is preferable that dislocations are not formed in the stressed layer after its formation. That is, dislocations are generally not desirable. These dislocations can come in the form of slip planes, stacking faults, dislocations, and the like, which can often combine and form larger structures during a thermal treatment process.
  • the present cleaving plane is also free from microbubbles or microcavities, which can form macrobubbles, and separation. Accordingly, the implantation often must be carried out in a manner and a dose to prevent such dislocations in preferred embodiments.
  • the donor substrate can be bonded to a handle substrate.
  • a step of low temperature plasma activation can be used to clean faces of the substrates.
  • the substrates are bonded together.
  • a thermal treatment step can follow the bonding step to improve bond integrity.
  • the thermal treatment step temperature/time combination can also cause the particles to redistribute to each of the interfaces between the cleaving layer and the device layer (and the stop layer or substrate). The thermal treatment step redistributes such particles after implantation to form at least one maximum peak (or more can be formed) near the interfaces of the cleaving layer.
  • the present invention provides a higher maximum in the interface between the silicon germanium and the epitaxial layer or the other interface.
  • the particles can also redistribute during implantation or other thermal process time/temperature combinations.
  • a controlled cleaving process is performed, as shown in FIG. 5 .
  • the donor substrate 11 has been bonded to a handle substrate 22 .
  • Bonding can occur using a variety of techniques to attach substrate 11 to substrate 22 .
  • a silicon dioxide layer 24 can be used to attach these substrates together to form a multilayered substrate structure.
  • the bonded substrates undergo a step of selective energy placement or positioning or targeting which provides a controlled cleaving action at the stressed region along the cleave plane.
  • selected energy placement occurs near an edge or corner region of the stressed region of substrate.
  • the impulse or impulses are provided using energy sources.
  • sources include, among others, a chemical source, a mechanical source, an electrical source, and a thermal sink or source.
  • the chemical source can include a variety such as particles, fluids, gases, or liquids. These sources can also include chemical reaction to increase stress in the stressed region.
  • the chemical source is introduced as flood, time-varying, spatially varying, or continuous.
  • a mechanical source is derived from rotational, translational, compressional, expansional, or ultrasonic energies.
  • the mechanical source can be introduced as flood, time-varying, spatially varying, or continuous.
  • the electrical source is selected from an applied voltage or an applied electromagnetic field, which is introduced as flood, time-varying, spatially varying, or continuous.
  • the thermal source or sink is selected from radiation, convection, or conduction.
  • This thermal source can be selected from, among others, a photon beam, a fluid source, a liquid source, a gas source, an electro/magnetic field, an electron beam, a thermo-electric heating, a furnace, and the like.
  • the thermal sink can be selected from a fluid source, a liquid source, a gas source, a cryogenic fluid, a super-cooled liquid, a thermo-electric cooling means, an electro/magnetic field, and others.
  • the thermal source is applied as flood, time-varying, spatially varying, or continuous. Still further, any of the above embodiments can be combined or even separated, depending upon the application.
  • the type of source used depends upon the application.
  • the energy source can be a fluid source that is pressurized (e.g., compressional) according to an embodiment of the present invention.
  • pressurized fluid source is described in U.S. Ser. No. ______ (Attorney Docket No 18419-000155), which is incorporated by reference herein.
  • cleaving separates the donor substrate from the handle substrate, where the device layer is attached to the donor handle substrate, as shown in FIG. 6 .
  • each of the substrates includes a portion 18 of the cleaving layer.
  • the cleaving layer is selectively removed from the handle wafer substrate.
  • such selective removal process can include dry or plasma etching, wet etch, polishing, or any combination of these.
  • the removal process uses a concentrated solution of hydrogen fluoride, which is mixed with nitric acid and acetic acid.
  • the removal process uses a concentrated solution of hydrofluoric acid, which is mixed with hydrogen peroxide and acetic acid.
  • the selectivity of such solution is preferably greater than about 100:1 or greater than about 200:1 (etch rate of cleaving layer to etch rate of stop layer).
  • the cleaving layer is selectively removed from the donor substrate, as shown in FIG. 7 .
  • a similar selective removal process can be used to remove the cleaving layer from the donor substrate.
  • such selective removal process can include dry or plasma etching, wet etch, polishing, or any combination of these.
  • the removal process uses a concentrated solution of hydrogen fluoride, which is mixed with nitric acid and acetic acid.
  • the removal process uses a concentrated solution of hydrofluoric acid, which is mixed with hydrogen peroxide and acetic acid.
  • the selectivity of such solution is preferably greater than about 100:1 or greater than about 200:1 (etch rate of cleaving layer to etch rate of stop layer).
  • the stop layer is exposed, as shown in FIG. 8 .
  • the top surface 16 of the stop layer is exposed and substantially free from defects.
  • the donor substrate with stop layer can be reused in another substrate fabrication process.
  • the stop layer is removed in a selective manner. In these embodiments, there may be some implant damage in the stop layer, which should be taken out before formation of a cleaving layer thereon.
  • the stop layer is selectively removed from the donor substrate to expose the top surface of it. Now, the donor substrate is ready for another series of processing steps to form a multilayered substrate structure.
  • the stop layer can be removed. A smoothing step may follow the removing process.
  • the stop layer can be smoothed using a combination of hydrogen treatment and heat treatment.
  • An example of such smoothing process is described in U.S. Ser. No. ______ (18419-008200), commonly assigned, and hereby incorporated by reference for all purposes.
  • the present process can be repeated to form a multilayered donor substrate structure 100 of FIG. 10 .
  • the donor substrate structure 100 includes a stop layer 103 overlying the donor substrate.
  • a cleaving layer 105 is formed overlying the stop layer 103 .
  • Another stop layer 107 is formed overlying the cleaving layer and another cleaving layer is formed overlying the stop layer 107 .
  • a device layer 111 is formed overlying the cleaving layer.
  • the implant of particles can be selectively adjusted along the z-direction of the substrate structure, where a higher dose is provided to either cleaving layer 109 or cleaving layer 105 .
  • cleaving can occur at cleaving layer 109 or cleaving layer 105 . If the implant profile provided a high concentration region 113 , cleaving would occur at cleaving plane 115 in a specific embodiment. Cleaving can occur using a variety of technique such as the CCP described in U.S. Ser. No. ______ (Attorney Docket No. 18419-000155), which is commonly owned and incorporated by reference herein.
  • the present process can be repeated to form a multilayered donor substrate structure 200 of FIG. 11 .
  • the donor substrate structure 200 includes bulk substrate 202 . Overlying bulk substrate is a stop layer 201 .
  • a cleaving layer 203 is formed overlying the stop layer 201 .
  • Another stop layer 205 is formed overlying the cleaving layer and another cleaving layer 207 is formed overlying the stop layer 205 .
  • An nth stop layer 209 is formed overlying the cleaving layer.
  • An nth cleaving layer is formed overlying the nth stop layer.
  • a device layer 213 is formed overlying the cleaving layer.
  • the implant of particles can be selectively adjusted along the z-direction of the substrate structure, where a higher dose is provided to either of the cleaving layers. Depending upon where the higher dose is provided, cleaving can occur at a particular cleaving layer. If the implant profile provided a high concentration region 215 , cleaving would occur at cleaving plane 217 in a specific embodiment. Cleaving can occur using a variety of technique such as the CCP described in U.S. Ser. No. ______ (Attorney Docket No. 18419-000155), which is commonly owned and incorporated by reference herein.
  • the present method uses a selective pattern distribution technique of particles in the cleaving layer to enhance cleaving, as illustrated in diagrams of FIGS. 12 to 15 .
  • FIGS. 12 to 15 These diagrams are merely examples, which should not limit the scope of the claims herein.
  • One of ordinary skill in the art would recognize many other variations, modifications, and alternatives.
  • Some of the reference numerals used herein are similar to the previous ones for cross referencing purposes only.
  • the present method begins by providing substrate 11 , which can be a substrate such as the one in FIG. 4 , as well as others. That is, it is not necessary that the cleave layer include a deposited layer.
  • the cleave layer can be solely an implanted layer, where particles 130 have been introduced into the substrate.
  • the method yields a substrate such as the one in FIG. 13 .
  • substrate 11 cleave layer 160 , and device layer 120 , which can be silicon, epitaxial silicon, or another material.
  • Particles 150 are selectively introduced into an edge region 180 of the cleave layer in another implantation step or a second stage (or another stage) of the implantation step of introducing particles 22 .
  • the edge region can be only on one end of the substrate. Alternatively, the edge region can be around a periphery of the substrate.
  • the edge region is generally a higher concentration region, which is used to facilitate cleaving or initiation of cleaving.
  • the edge region extends from an outer edge of the substrate to a length delta, as shown.
  • a profile 151 of the edge region is illustrated by a simplified diagram in FIG. 14 .
  • the diagram includes a vertical axis, which plots concentration, and a horizontal axis, which plots length from the edge 153 of the substrate to a center region 154 of the substrate.
  • the distribution of particles can include a step distribution, a graded distribution, or any other distribution, which facilitates cleaving or initiation of cleaving.
  • substrate 11 is bonded to substrate 20 .
  • the substrates can be bonded to each other through interface 220 , which can be silicon dioxide or the like. Many other types of interfaces can also be used.
  • interface 220 can be silicon dioxide or the like.
  • a controlled cleaving process can be used.
  • Other types of cleaving techniques can also be used depending upon the application.
  • the present invention also provides many advantages and/or benefits over conventional processes.
  • the present invention can be substantially free from the use of porous silicon or masked area in some embodiments. Accordingly, the present device layer would therefore be of a higher quality than conventional layers.
  • the present invention provides for a higher quality epitaxial layer, which is formed on a high quality cleave layer that is generally free from dislocations and the like.
  • the present cleave layer comprises a non-contaminating, process compatible and miscible with a single crystal alloy.
  • the present process can be performed through the use of a clustertool system, which allows for an in-situ process for forming a stop layer, a cleaving layer, a device layer, or any combination of these.
  • the present cleave layer can be stable (e.g., thermally) under subsequent processing and allow high-temperature steps (e.g., greater than 400 degrees Celsius, or greater than 500 degrees Celsius) such as oxidation to be performed.
  • high-temperature steps e.g., greater than 400 degrees Celsius, or greater than 500 degrees Celsius
  • the use of low doses of an implanted specie provides for higher productivity (e.g., two times, three times, or five times and greater) and lower device layer damage
  • Dose/implant depth process tradeoff would also generally allow the cleave plane and device layer to be physically separated from the implant peak and end-of-range (EOR) damage, which prevents damage to the device layer from any thermal treatment, if any.
  • the present invention also provides a process where the cleave layer, after separation at the cleave plane, allows selective etching to remove the cleave layer material using conventional etching chemicals. Depending upon the embodiment, one or more of these benefits may exist.
  • substrates can include, among others, gallium arsenide, quartz, and silicon carbide. Of course, the type of substrate used depends upon the application.
  • the method used a deposition of silicon germanium overlying the epitaxial silicon.
  • the silicon germanium was introduced into the same chamber as the epitaxial silicon, where the wafer remained.
  • the gases used included germane (GeH 4 ) and silane gases.
  • the silicon germanium was about 30% germanium and about 70% silicon. Other concentrations of germanium can also be used.
  • Hydrogen gas continued to be introduced during the introduction of the germane and silane gases. Such introduction occurred in-situ, where the wafer was not allowed outside of the chamber to prevent a possibility of contamination on the surface of the epitaxial silicon layer.
  • a continuous growth process of the stop layer and the cleaving layer was provided.
  • the silicon germanium was grown at a temperature that prevented misfits and other structural defects. Such temperature is about 700 degrees Celsius and less. In this experiment, the cleave layer thickness was about 200 Angstroms.
  • the method used a deposition of epitaxial silicon overlying the silicon germanium layer.
  • germane gas was turned off in the chamber, while the silane and hydrogen gases were allowed to continue to enter the chamber. A higher flow rate of such gases could be introduced to improve deposition rates.
  • the epitaxial silicon layer was growth to a thickness of 2200 Angstroms.
  • the wafer was implanted.
  • the surface of the epitaxial silicon can be oxidized, where a thermal oxide layer of about 1000 Angstroms is grown.
  • the implantation process was provided in a hydrogen implanter.
  • the implanter was a conventional Varian implantation apparatus, but is not limited to such apparatus.
  • the hydrogen was introduced at a dose of about 3 ⁇ 10 16 atoms/cm 2 at an energy of about 22 keV. It is believed that the hydrogen increases stress in the silicon germanium layer. In some recent experiments, doses of less than 8 ⁇ 10 15 atoms/cm 2 at an energy of about 22 keV were also shown to cleave. Lower doses can be realized through the use of thicker cleave layers.
  • the implanted surface of the substrate was then bonded to a handle wafer.
  • the faces of each of the substrates were plasma activated using an oxygen plasma.
  • the faces were brought together and bonded to each other form a suitable bond that does not separate during the present cleaving method.
  • Bonding was perfected using a thermal treatment process of 350 degrees Celsius for 2 hours which enhanced the bond.
  • the thermal treatment process occurred and was maintained at a temperature below gaseous microbubble or microcavity formation along the cleave plane. Additionally such treatment process occurred at such temperature below crystalline rearrangement (e.g., blistering), surface morphology change, or separation of the implanted material. It has been found that such blistering and high temperature caused film quality problems and the like, which have been undesirable.
  • the blister process no longer functions for doses below 3.5 ⁇ 10 16 atoms/cm 2 at any implant energies and about 4.4 ⁇ 10 16 atoms/cm 2 at about 22 keV under any thermal treatment temperatures and times.
  • FIG. 16 is a simplified diagram 1300 of an experimental result according to an embodiment of the present invention.
  • This diagram is merely an example. There could be many other variations, modifications, and alternatives.
  • the diagram plots concentration (atoms/cubic centimeters) along the vertical axis and a horizontal axis, which is depth. Such depth extends from the top surface of the device layer, through the cleave layer, and to the substrate.
  • the diagram illustrates a plot of hydrogen ions 1301 , which has a maximum concentration 1307 .
  • the cleaving layer 1305 which is silicon germanium, is also shown.
  • the cleaving layer separates the device layer from the substrate in a region defined as the cleave plane shown by reference numeral 1309 .
  • Such region accumulates hydrogen, which increases interfacial stress, which facilitates cleaving.
  • Cleaving occurred in a cleaving apparatus, such as the one described in U.S. Ser. No. ______ (18419-004800), which is incorporated by reference herein.
  • FIGS. 17 and 18 are micrographs of surface roughness of cleaved films.
  • surface roughness of a conventional blister separation process known as Smart CutTM was performed.
  • Such conventional process uses high doses of hydrogen (>6 ⁇ 10 16 atoms/cm 2 at about 22 keV), which is implanted into a substrate. The substrate is bonded and then subjected to high temperature. The high temperature provides microbubbles, which turn into macrobubbles, which ultimately blister a device layer from the substrate. Since such high concentrations and high temperatures are used, the surface roughness often is about 80 Angstroms RMS and greater.
  • the present process using a controlled cleaving process, which uses a silicon germanium cleaving layer.
  • the present process provides a much smoother surface than the conventional process.
  • the present experiment demonstrates many of the aspects of the present invention described herein. This experiment, however, is not intended to unduly limit the scope of the claims herein.
  • One of ordinary skill in the art would recognize many variations, alternatives, and modifications.

Abstract

A method of forming substrates, e.g., silicon on insulator, silicon on silicon. The method includes providing a donor substrate, e.g., silicon wafer. The method also includes forming a cleave layer on the donor substrate that contains the cleave plane, the plane of eventual separation. In a specific embodiment, the cleave layer comprising silicon germanium. The method also includes forming a device layer (e.g., epitaxial silicon) on the cleave layer. The method also includes introducing particles into the cleave layer to add stress in the cleave layer. The particles within the cleave layer are then redistributed to form a high concentration region of the particles in the vicinity of the cleave plane, where the redistribution of the particles is carried out in a manner substantially free from microbubble or microcavity formation of the particles in the cleave plane. That is, the particles are generally at a low dose, which is defined herein as a lack of microbubble or microcavity formation in the cleave plane. The method also includes providing selected energy to the donor substrate to cleave the device layer from the cleave layer at the cleave plane, whereupon the selected energy is applied to create a controlled cleaving action to remove the device layer from a portion of the cleave layer in a controlled manner.

Description

    BACKGROUND OF THE INVENTION
  • The present invention relates to the manufacture of objects. More particularly, the invention provides a technique including a method and device for cleaving a substrate in the fabrication of a multi-layered substrate for semiconductor integrated circuits, for example. But it will be recognized that the invention has a wider range of applicability; it can also be applied to other substrates for multi-layered integrated circuit devices, three-dimensional packaging of integrated semiconductor devices, photonic devices, piezoelectronic devices, microelectromechanical systems (“MEMS”), sensors, actuators, solar cells, flat panel displays (e.g., LCD, AMLCD), biological and biomedical devices, and the like.
  • Many ways of fabricating substrates for the manufacture of integrated circuits have been proposed. In the early days, conventional integrated circuits were fabricated on “bulk” silicon wafers. These bulk silicon wafers were generally single crystal and formed using a process called Czochralski, which is known as CZ. The CZ process melts a batch of silicon metal in a crucible. A seed crystal is used as a starting material to pull a silicon ingot from the melt in the crucible. The ingot is then cut and polished to form the bulk silicon wafers.
  • Although bulk silicon wafers are widely used today, many such wafers have been replaced by other types. These other types of wafers include, among others, epitaxial silicon wafers, silicon-on-insulator wafers, and the like. High purity applications often require the use of epitaxial silicon wafers. These applications often produce lower yields on CZ wafers so such epitaxial silicon wafers are desirable. High purity applications include the manufacture of high density memory devices, high voltage devices, and microprocessor devices.
  • Some applications also use silicon on insulator wafers. These wafers generally include a silicon material layer, where devices are to be formed, overlying an insulating layer, commonly made of silicon dioxide, which overlies a bulk substrate material. Silicon on insulator wafers, which are known as SOI wafers, are made using one of many techniques. A common technique for making such wafer is “separation by ion implantation of oxygen,” also termed as SIMOX. These SIMOX wafers are often made by implanting high doses of oxygen impurities into a silicon substrate, where the oxygen is later annealed to create an insulating layer underlying a surface of the silicon substrate. An active device layer is defined overlying such insulating layer. SIMOX wafers, however, have numerous limitations. For example, SIMOX wafers are often difficult to make in an efficient manner, since the high doses often require a long implantation time. Implantation is generally an expensive operation in the manufacture of wafers. Additionally, implantation of oxygen often causes damage to the device layer. Such damage can influence the operation and reliability of integrated circuit devices that are fabricated onto the device layer.
  • Accordingly, other ways of developing SOI wafers have been proposed. One such way is a “blistering” method for film separation known as Smart Cut™. Such blistering technique is described in detail in U.S. Pat. No. 5,374,564, in the name of Bruel (“Bruel '564”). This thermal blistering technique for manufacturing SOI wafers has many limitations. For high volume production, the high doses of hydrogen often requires the use of many ion implanters, which are expensive and difficult to maintain. Additionally, thermal blistering often creates rough surface finishes, which can produce worthless scrap product. European Application No. EP 0807970A1 (“Bruel '970”), which is also in the name of Bruel, suggests an improved method to the Bruel '564 patent of forming SOI wafers. Bruel '970 suggests a method of mechanically separating a layer having microcavities or microbubbles. Although the Bruel '970 suggests that the doses are generally lower than a minimum causing surface blistering, the doses of hydrogen should still be sufficiently high to allow microcavity and microbubble coalescence through a subsequent heat treatment process. Such thermal treatment process would often require a high temperature, which would lead to an exceedingly rough and imprecise fracture morphology along the microcavity plane. Accordingly, the Bruel '970 also requires high temperatures, which are generally undesirable and lead to excessive surface roughness characteristics.
  • Still another variation is described in U.S. Pat. No. 5,882,987, which is assigned to International Business Machines Corporation, and in the name of Srikrishnan, Kris V (“Srikrishnan”). Srikrishnan suggests an improvement to the blistering technique taught by the Bruel '564 patent. Here, Srikrishnan suggests an etch-stop layer within a device layer to be released. Additionally, Srikrishnan suggests implanting a large dose of hydrogen to allow separation using the aforementioned “blistering” process to separate the film at a location away from the etch-stop layer, thereby resulting in a structure characterized by the device layer covered by the etch-stop layer and a top surface layer and then selectively removing both layers. This process, which may be advantageous by reducing or eliminating the need for a chemical-mechanical polishing (CMP) step, still generally requires the use of the blistering process, high doses of hydrogen or rare gas ion implantation, and complicated chemical removals.
  • Yet another method for forming SOI wafers has been described in U.S. Pat. No. 5,854,123, which is assigned to Canon Kabushiki Kaisha, and in the names of Sato, et al (“Sato”). The Sato patent suggests releasing an epitaxial layer, which has been formed on a porous silicon layer. The porous silicon layer is generally made to release the epitaxial layer by providing a high degree of etch selectivity between the epitaxial silicon layer and the porous silicon layer. Unfortunately, this technique is often complicated and expensive. Moreover, epitaxial growth on a porous layer can compromise the quality of the epitaxial film by the introduction of defects into it, which is very undesirable. Other limitations can also exist with such technique.
  • Accordingly, a pioneering technique made by a company called Silicon Genesis Corporation has been developed. Such technique relies upon a controlled cleaving process, which is known as CCP, to manufacture SOI wafers and other structures. The CCP technique produces improved films using a room temperature process to cleave films. The room temperature process is generally free from microbubbles or microcavities, which may lead to blisters and the like caused by the conventional process described in Bruel. Although overcoming many limitations in conventional techniques, CCP can still be improved.
  • From the above, it is seen that an improved method for manufacturing substrates is highly desirable.
  • SUMMARY OF THE INVENTION
  • According to the present invention, a technique including a method and device for manufacturing objects is provided. In an exemplary embodiment, the present invention provides a method for fabricating multilayered substrates from a cleaving process. Such substrates use low doses of particles, which are used to create stress in a cleaving layer. The low doses of particles improve film quality and efficiency of the present method.
  • In a specific embodiment, the present invention provides a method of forming substrates, e.g., silicon on insulator, silicon on silicon. The method includes providing a donor substrate, e.g., silicon wafer. The method also includes forming a cleave layer on the donor substrate that includes a cleave plane, the plane along which the separation of the substrates occurs. In a specific embodiment, the cleave layer comprising silicon germanium. The method also includes forming a device layer (e.g., epitaxial silicon) on the cleave layer. The method also includes introducing particles into the cleave layer to add stress in the cleave layer. The particles are then redistributed where a portion of the particles from the cleave layer forms a high concentration region of the particles in a region within the cleave layer and adjacent to the device layer, where the redistribution of the particles is carried out in a manner substantially free from microbubble or microcavity formation of the particles. That is, the particles are generally at a low dose, which is defined herein as a lack of microbubble or microcavity formation in the cleave plane. The method also includes providing selected energy to the donor substrate to cleave the device layer from the cleave layer at the cleave plane, usually adjacent to the high concentration region of particles, whereupon the selected energy is applied to create a controlled cleaving action to remove the device layer from the cleave layer in a controlled manner.
  • In an alternative embodiment, the present invention provides a method of forming a multilayered substrate. The method includes providing a donor substrate. A cleave layer is formed on the donor substrate. The cleave layer comprises silicon germanium. The method also includes forming a device layer (e.g., epitaxial silicon) on the cleave layer. The method also introduces particles into the cleave layer to add stress in the cleave layer. A step of bonding a handle substrate on the cleave layer, and redistributing the particles where a portion of the particles from the cleave layer forms a higher concentration region of the particles within a region in the cleave layer. The redistribution of the particles is carried out in a manner substantially free from microbubble or microcavity formation of the particles in the cleave plane. The method also includes providing selected energy to the donor substrate to cleave the device layer from the cleave layer at the high concentration region of particles, whereupon the selected energy is applied to create a controlled cleaving action to remove the device layer from the cleave layer along the cleave plane in a controlled manner to separate the handle substrate that has the device layer from the donor substrate.
  • Still further, the present invention provides a composite substrate comprising a donor substrate. The substrate has an overlying cleave layer, and has an overlying device layer, wherein the cleave layer comprises a maximum dosage of particles close to an interface between the device layer and the cleave layer.
  • In an alternative embodiment, the present invention provides a method of forming substrates, e.g., silicon on insulator, silicon on silicon. The method includes providing a donor substrate, e.g., silicon wafer, epitaxial wafer, glass. The method includes forming a cleave layer (e.g., silicon germanium) comprising a cleave plane on the donor substrate. The method also includes forming a device layer (e.g., epitaxial silicon) on the cleave layer. The method then introduces particles into the cleave layer to add stress to the cleave plane, where the particles are selected from those species that are derived free from hydrogen gas, helium gas, or any other species that forms microbubbles or microcavities. As merely an example, such particles can be derived from oxygen, silicon, germanium, nitrogen, and other species. The method also includes separating the device layer from the donor substrate at the cleave plane of the donor substrate. Preferably, a controlled cleaving process is used.
  • Numerous benefits are achieved over pre-existing techniques using the present invention. In particular, the present invention uses controlled energy and selected conditions to preferentially cleave a thin film of material from a donor substrate which includes multi-material sandwiched films. This cleaving process selectively removes the thin film of material from the substrate while preventing a possibility of damage to the film or a remaining portion of the substrate. In other aspects, the process also provides a multilayered substrate structure, which can be reused without substantial damage. Accordingly, the remaining substrate portion can be re-used repeatedly for other applications. Still further, the method provides smoother films (e.g., less than 30 or 20 or 10 or 5 or 3 or 2 Angstroms RMS) upon cleaving. Depending upon the application, one or more of these advantages may exist.
  • The present invention achieves these benefits and others in the context of known process technology. However, a further understanding of the nature and advantages of the present invention may be realized by reference to the latter portions of the specification and attached drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. 1-15 are simplified diagrams of methods according to embodiments of the present invention; and
  • FIGS. 16-18 are simplified diagrams of experimental results according to embodiments of the present invention
  • DESCRIPTION OF THE SPECIFIC EMBODIMENTS
  • According to the present invention, a technique including a method and device for manufacturing objects is provided. In an exemplary embodiment, the present invention provides a method for reclaiming substrates from a cleaving process. Such reclaimed substrates can be reused for the manufacture of other substrates and the like.
  • FIGS. 1-15 are simplified diagrams of methods according to embodiments of the present invention. These diagrams are merely examples which not unduly limit the scope of the claims herein. One of ordinary skill in the art would recognize many other variations, modifications, and alternatives. Referring to FIG. 1, the present method begins by providing a substrate 10. The substrate can be any suitable substrate such as a silicon wafer (e.g., bulk, multilayered) and others. The substrate 11 has a top surface, which is substantially planar in this application. Other forms can also exist.
  • Optionally, a stop layer 14 is defined overlying the top surface of the substrate, as shown in FIG. 2. The stop layer can be any suitable material that protects substrate 11 and in particular surface 12 of substrate 11. The stop layer can be an epitaxial silicon layer made using a chemical vapor deposition process. The layer can be doped or undoped. If doped, the layer can be graded or constantly doped. The chemical vapor deposition process can include silane and hydrogen bearing gases. Other gases can also be used. These gases are introduced into an epitaxial chamber such as those made by Applied Materials, Inc. of Santa Clara, Calif. Alternatively, the chamber can be made by ASM International of Phoenix, Ariz. The stop layer can also be a combination of layers, which are doped or undoped. The stop layer can be a physical deposition layer or a plated layer or the like.
  • Next, the process includes forming a cleaving layer 18 overlying the stop layer 14, as shown in FIG. 3. The cleaving layer can be made by any suitable material that enhances cleaving. The cleaving layer can be deposited by one or a combination of techniques such as chemical vapor deposition, physical vapor deposition, plating, or the like. In a specific embodiment, the cleaving layer is a silicon germanium layer. The silicon germanium layer is often made to a thickness that enhances cleaving. The silicon germanium layer can also be replaced by other layers, which enhance cleaving. Some of these layers have been described in application Ser. No. ______ (18419-000155), commonly assigned, and hereby incorporated by reference.
  • In a preferred embodiment, the silicon germanium layer is grown in a manner where it is stable. That is, the silicon germanium is an epitaxial layer in a pseudomorphic state. The silicon germanium is not grown in a manner to create roughening or misfit dislocations. In the present embodiment, a device layer is grown over the silicon germanium to enhance stability. That is, silicon germanium, which may be in a meta stable state, is now in a stable state due to the device layer or capping layer. Details of such device layer are provided below.
  • Overlying the silicon germanium layer is a device layer 20, also shown in FIG. 3. The device layer is a region where active devices or structures are to be formed in a subsequent process or processes. The device layer is made of a suitable material such as silicon, for example. The device layer can be an epitaxial silicon layer. The epitaxial silicon layer is made overlying the silicon germanium layer in a manner where the device layer is substantially free from defects. Here, a high quality stop layer often provides an ideal source for nucleation and growth of the silicon-germanium and the overlying epitaxial silicon layers. The epitaxial silicon layer is made using a chemical vapor deposition process. The chemical vapor deposition process can include silane and hydrogen bearing gases. These gases are introduced into an epitaxial chamber such as those made by Applied Materials, Inc. of Santa Clara, Calif. Alternatively, the chamber can be made by ASM International of Phoenix, Ariz. Depending upon the application, there can be an other layer(s) sandwiched between the stop layer and the cleaving layer. Additionally, there can be an other layer(s) sandwiched between the cleaving layer and the device layer in some applications.
  • Preferably, the device layer acts as a capping layer over the cleaving layer. The capping layer can improve stability of the cleaving layer, which is stressed due to differences in crystalline structure from the stop layer or substrate. An increase in temperature of such cleaving layer also adds to the stress, where a temperature above a critical temperature for a certain film thickness creates an unstable film. In a specific embodiment, the capping layer of epitaxial silicon improves stability of the cleaving layer, in a manner shown in FIG. 3A. Here, thickness of silicon germanium is plotted on a vertical axis against concentration of germanium to silicon on a horizontal axis. Two plots are indicated (where the silicon germanium is grown at about 550 degrees Celsius). The plot referenced as numeral 303 is shown for a silicon germanium layer, which is not capped. That is, there is no layer overlying the silicon germanium layer. According to the plot 303, about 100 Angstroms (or 80 Angstroms) of a 30% germanium mixture of silicon germanium can be grown. Region 302, which is between the two curves, is a meta stable region, where any increase in temperature from 550 degrees Celsius of the film causes an unstable condition. When the layer is capped, however, the silicon germanium layer can be grown much thicker as shown by the curve in reference numeral 301. The capped layer allows the silicon germanium to be grown to a thickness of about 1.5 times or more than two times the thickness of the uncapped layer, while still maintaining a stable condition during subsequent processing, such as thermal treatment (e.g., over 400 degrees Celsius) and the like.
  • In a specific embodiment, the present method provides a higher temperature during growth of the device layer to improve device fabrication times. Here, the device 350 in FIGS. 3B and 3C is being fabricated. Like reference numerals are used in this Fig. as the previous Figs. for cross-referencing purposes only. The device fabricated includes substrate 11, stop layer 14, cleave layer 14, and device layer 340, 341. In a specific embodiment, the substrate 11 is provided. The device also is subject to the temperature profile 310, illustrated in FIG. 3B. It is cleaned using a clean and bake process, if desired. The stop layer, which is epitaxial silicon, is formed overlying the substrate. The epitaxial silicon is formed at a first temperature, which can be about 900 to 950 degrees Celsius. Such first temperature and epitaxial silicon fills any defects in the substrate such as crystal originated particles, which are called “COPs” and the like. The first temperature is also high enough to provide a deposition rate that is efficient for manufacturing.
  • Next, the cleaving layer is formed at a second temperature, which is less than the first temperature. The second temperature is a temperature where a cleaving layer such as silicon germanium is stable. Such a temperature can be about 650 degrees Celsius or less for a 100 to 200 Angstroms or so layer for 30% germanium in silicon, where the silicon germanium is uncapped. The layer can be grown to a thickness, where the silicon germanium is still stable. A device layer is formed in at least two steps or can be formed where it undergoes higher temperature growth during a portion of such formation to decrease growth time. Initially, the device layer is formed at the second temperature to maintain stability in the cleave layer. In a specific embodiment, epitaxial silicon is formed to a thickness of about 350 Angstroms or 400 Angstroms and greater to cap the cleaving layer. Once the cleave layer has been capped, the device layer formation undergoes a higher temperature, which deposits such device layer at a higher deposition rate. The higher deposition rate for epitaxial silicon can be 100 Angstroms per second and greater. In a specific embodiment, the second device layer forms to a thickness of greater than about 1,000 Angstroms or greater than about 3,000 Angstroms, but can also be at other thicknesses. The device layer can be formed in at least two steps or a number of steps to facility the manufacture of the device. Additionally, the present deposition methods are generally formed in a single chamber or a clustertool configuration to eliminate any cleaning steps between layer formation. That is, the combination of the cleaving layer and the device layers can be formed in-situ.
  • In a specific embodiment, the cleave layer can be deposited using selected concentration profiles, which enhance cleaving. FIGS. 3D to 3E are simplified diagrams of such concentration profiles for cleaving layers according to embodiments of the present invention. As shown, the vertical axis represents concentration of germanium to silicon in percentages and the horizontal axis represents thickness or depth from a surface region to the back side of the substrate. In FIG. 3D, the region represented as reference numeral 371 is the cleaving layer. Here, the concentration of germanium is zero at position t(1), which is also pure silicon. The germanium concentration steps-up to a selected concentration (e.g., 30%), the concentration then decreases linearly back down to zero at t(2). Cleaving generally occurs at around position t(1), which has a higher stress than the other regions and would be the location of the cleave plane.
  • In FIG. 3E, the region represented as reference numeral 381 is the cleaving layer. Here, the concentration of germanium is zero at position t(1), which is also pure silicon. The germanium concentration steps up to a selected concentration (e.g., 30%) and maintains the selected concentration through the region referenced as numeral 382. The germanium concentration then decreases linearly back down to zero at t(2). Cleaving occurs at around position t(1) (the cleave plane location), which has a higher stress than the other regions at some selected implant conditions. Depending upon the application, region 382 can also include a slope, which is linear or curved, depending upon the application.
  • Generally, the profiles illustrated by the above Figs. include at least two regions, but may include more depending upon the application. Here, the first region, which is in the vicinity of t(1), is the cleave region (i.e. the cleave plane), which should have a higher stress than the second region, which is between the cleave region and position t(2). The second region is the capture region. The capture region is a portion of the cleave region, which enhances an efficient capture and redistribution of particles implanted within this layer during implantation or subsequent process steps. Once the particles have been captured, they can redistribute to add stress to the cleave region. Details of such introduction of particles are described below.
  • Preferably, the method introduces particles 22 through the device layer into the cleaving layer 18, as shown in FIG. 4. Depending upon the application, smaller mass particles are generally selected to reduce a possibility of damage to the device layer 22. That is, smaller mass particles easily travel through the device layer to the cleaving layer without substantially damaging the device layer that the particles traverse through. For example, the smaller mass particles (or energetic particles) can be almost any charged (e.g., positive or negative) and/or neutral atoms or molecules, or electrons, or the like. In a specific embodiment, the particles can be neutral and/or charged particles including ions such as ions of hydrogen and its isotopes (i.e., deuterium), rare gas ions such as helium and its isotopes, and neon. The particles can also be derived from compounds such as gases, e.g., hydrogen gas, water vapor, methane, and hydrogen compounds, and other light atomic mass particles. Alternatively, the particles can be any combination of the above particles, and/or ions and/or molecular species and/or atomic species. The particles generally have sufficient kinetic energy to penetrate through the surface to a selected depth underneath the surface of the device layer.
  • Using hydrogen as the implanted species into the silicon wafer as an example, the implantation process is performed using a specific set of conditions. Implantation dose ranges from about 1014 to about 1017 atoms/cm2, and preferably the dose is greater than about 1015 atoms/cm2. Implantation energy ranges from about 1 KeV to about 1 MeV, and is generally about 30 KeV. Implantation temperature ranges from about −200 to about 600° C., and is preferably less than about 400° C. to prevent a possibility of a substantial quantity of hydrogen ions from diffusing out of the implanted silicon wafer and annealing the implanted damage and stress. The hydrogen ions can be selectively introduced into the silicon wafer to the selected depth at an accuracy of about +/−0.03 to +/−0.05 microns. Of course, the type of ion used and process conditions depend upon the application.
  • In an alternative embodiment, chemical, amorphization, interstitial, and or other stress can be introduced by adding heavier particles to the cleaving layer. Here, the heavier particles include one or any combination of silicon, oxygen, germanium, carbon, nitrogen, or any other suitable heavier particle that can add stress and enhance cleaving. These heavier particles can be implanted through the device layer or can be diffused or the like. In a specific embodiment, a dose requirement for these heavier particles would generally be less than that of lighter particles but do often require higher implant energies than lighter ions to penetrate to the vicinity of the cleave layer. For device layer ranges of 1500-2500 Angstroms or so, implant energies could range from 80-200 keV for ions between the mass range of oxygen and silicon. A combination of heavier and lighter particles can also be used in other embodiments. In these embodiments, virtual no microbubbles or cavities are formed. Additionally, redistribution of such heavier particles may not take place or occurs less than lighter particles. Depending upon the application, many other ways of introducing stress can also be used.
  • Effectively, the implanted particles add stress or reduce fracture energy along a region parallel to the top surface of the substrate at the selected depth. The energies depend, in part, upon the implantation species and conditions. These particles reduce a fracture energy level of the substrate at the selected depth. This allows for a controlled cleave along the implanted plane at the selected depth. Implantation can occur under conditions such that the energy state of substrate at all internal locations is insufficient to initiate a non-reversible fracture (i.e., separation or cleaving) in the substrate material. It should be noted, however, that implantation does generally cause a certain amount of defects (e.g., micro-defects) in the substrate that can be repaired by subsequent heat treatment, e.g., thermal annealing or rapid thermal annealing.
  • In some embodiments, the particles are introduced into the cleaving layer to achieve a selected dosage to facilitate cleaving. Referring to FIGS. 4A to 4B, the present invention provides selected dosages that can be implanted into the cleaving layer to enhance cleaving. In each of the Figs. the vertical axis represents concentration of particles, which is referenced a horizontal axis, which represents thickness or depth from a surface of the substrate to the back side of the substrate. The cleaving layer is shown by the cross-hatched lines 401, which are between positions t(1) and t(2). FIG. 4A illustrates the conventional process taught by Bruel generally for comparison purposes only. Here, Bruel's technique introduces a high concentration of hydrogen bearing particles where the maximum dosage intersects the cleaving region, which is a purely implanted layer 401A. Here, a certain amount of dosage (Cc) is generally used in the cleaving layer to facilitate the Bruel method. The Bruel method uses a high concentration of hydrogen to form microbubbles, which form even larger bubbles, which blister, splinter, and separate the film during thermal treatment. This high concentration generally is undesirable since it causes excessive surface roughness and other defects, which the present invention overcomes. Additionally, thermal treatment at high temperature is also generally undesirable, since it causes defects.
  • Referring to FIG. 4B, the present method uses a selected low dosage of hydrogen bearing particles, which occupy a region between position t(1) and t(2). The cleaving layer referenced as numeral 401 comprises a deposited silicon germanium layer and implanted particles, which are in a low dose. The dose is defined as an amount that is substantially free from the formation of microbubbles, which can lead to even larger bubbles, which blister, splinter, and separate the film. The dose generally should be a certain amount of particles that occupy the region in the cleaving layer. Regions outside the cleaving layer can have a higher dose, but generally do not directly participate in the cleaving process.
  • As shown, the particle distribution profile can include, for example, those shown by reference numbers 409, 407, and 405. Profile 405 generally has a higher overall dose than either profile 407 or 409, which has the lowest overall dose. The higher dose occupies region 415, which is outside of the device layer 411, thereby reducing a possibility of high dosage damage to the device layer. The cleaving layer has a relatively constant amount of dosage in these examples. The constant amount of dosage is maintained where damage to the device layer is reduced. In these embodiments, a maximum dosage region falls outside of the cleave layer, which is substantially different from the conventional Bruel process where a maximum dosage region is necessarily in close proximity and directly contributes to the conventional blistering cleaving processes. Therefore, it is a fundamental characteristic of the Bruel blistering processes that the cleave plane will be at or very near to the implant peak in a region where the microcavities and microbubbles coalesce to develop a fracture plane.
  • Preferably, the cleaving layer has a suitable characteristic for cleaving after implantation. The cleaving layer is a stressed layer. The stressed layer is thermally stable after implantation, since it is preferable that dislocations are not formed in the stressed layer after its formation. That is, dislocations are generally not desirable. These dislocations can come in the form of slip planes, stacking faults, dislocations, and the like, which can often combine and form larger structures during a thermal treatment process. The present cleaving plane is also free from microbubbles or microcavities, which can form macrobubbles, and separation. Accordingly, the implantation often must be carried out in a manner and a dose to prevent such dislocations in preferred embodiments.
  • Once particles have been introduced into the cleaving layer, the donor substrate can be bonded to a handle substrate. Here, optionally, a step of low temperature plasma activation can be used to clean faces of the substrates. Then, the substrates are bonded together. A thermal treatment step can follow the bonding step to improve bond integrity. In a specific embodiment, the thermal treatment step temperature/time combination can also cause the particles to redistribute to each of the interfaces between the cleaving layer and the device layer (and the stop layer or substrate). The thermal treatment step redistributes such particles after implantation to form at least one maximum peak (or more can be formed) near the interfaces of the cleaving layer. In an embodiment using a silicon germanium cleaving layer and an epitaxial silicon device layer, the present invention provides a higher maximum in the interface between the silicon germanium and the epitaxial layer or the other interface. In certain embodiments, the particles can also redistribute during implantation or other thermal process time/temperature combinations.
  • A controlled cleaving process is performed, as shown in FIG. 5. Here, the donor substrate 11 has been bonded to a handle substrate 22. Bonding can occur using a variety of techniques to attach substrate 11 to substrate 22. In a specific embodiment, a silicon dioxide layer 24 can be used to attach these substrates together to form a multilayered substrate structure. In a specific embodiment, the bonded substrates undergo a step of selective energy placement or positioning or targeting which provides a controlled cleaving action at the stressed region along the cleave plane. In preferred embodiments, selected energy placement occurs near an edge or corner region of the stressed region of substrate. The impulse or impulses are provided using energy sources. Examples of sources include, among others, a chemical source, a mechanical source, an electrical source, and a thermal sink or source. The chemical source can include a variety such as particles, fluids, gases, or liquids. These sources can also include chemical reaction to increase stress in the stressed region. The chemical source is introduced as flood, time-varying, spatially varying, or continuous. In other embodiments, a mechanical source is derived from rotational, translational, compressional, expansional, or ultrasonic energies. The mechanical source can be introduced as flood, time-varying, spatially varying, or continuous. In further embodiments, the electrical source is selected from an applied voltage or an applied electromagnetic field, which is introduced as flood, time-varying, spatially varying, or continuous. In still further embodiments, the thermal source or sink is selected from radiation, convection, or conduction. This thermal source can be selected from, among others, a photon beam, a fluid source, a liquid source, a gas source, an electro/magnetic field, an electron beam, a thermo-electric heating, a furnace, and the like. The thermal sink can be selected from a fluid source, a liquid source, a gas source, a cryogenic fluid, a super-cooled liquid, a thermo-electric cooling means, an electro/magnetic field, and others. Similar to the previous embodiments, the thermal source is applied as flood, time-varying, spatially varying, or continuous. Still further, any of the above embodiments can be combined or even separated, depending upon the application. Of course, the type of source used depends upon the application. In a specific embodiment, the energy source can be a fluid source that is pressurized (e.g., compressional) according to an embodiment of the present invention. A detailed discussion of such a pressurized fluid source is described in U.S. Ser. No. ______ (Attorney Docket No 18419-000155), which is incorporated by reference herein.
  • As shown, cleaving separates the donor substrate from the handle substrate, where the device layer is attached to the donor handle substrate, as shown in FIG. 6. As shown, each of the substrates includes a portion 18 of the cleaving layer. The cleaving layer is selectively removed from the handle wafer substrate. Here, such selective removal process can include dry or plasma etching, wet etch, polishing, or any combination of these. In one embodiment, the removal process uses a concentrated solution of hydrogen fluoride, which is mixed with nitric acid and acetic acid. Alternatively, the removal process uses a concentrated solution of hydrofluoric acid, which is mixed with hydrogen peroxide and acetic acid. The selectivity of such solution is preferably greater than about 100:1 or greater than about 200:1 (etch rate of cleaving layer to etch rate of stop layer).
  • The cleaving layer is selectively removed from the donor substrate, as shown in FIG. 7. A similar selective removal process can be used to remove the cleaving layer from the donor substrate. Here, such selective removal process can include dry or plasma etching, wet etch, polishing, or any combination of these. In one embodiment, the removal process uses a concentrated solution of hydrogen fluoride, which is mixed with nitric acid and acetic acid. Alternatively, the removal process uses a concentrated solution of hydrofluoric acid, which is mixed with hydrogen peroxide and acetic acid. The selectivity of such solution is preferably greater than about 100:1 or greater than about 200:1 (etch rate of cleaving layer to etch rate of stop layer).
  • Once the cleaving layer has been removed, the stop layer is exposed, as shown in FIG. 8. Here, the top surface 16 of the stop layer is exposed and substantially free from defects. The donor substrate with stop layer can be reused in another substrate fabrication process. In other embodiments, the stop layer is removed in a selective manner. In these embodiments, there may be some implant damage in the stop layer, which should be taken out before formation of a cleaving layer thereon. The stop layer is selectively removed from the donor substrate to expose the top surface of it. Now, the donor substrate is ready for another series of processing steps to form a multilayered substrate structure. In a specific embodiment, the stop layer can be removed. A smoothing step may follow the removing process. Alternatively, the stop layer can be smoothed using a combination of hydrogen treatment and heat treatment. An example of such smoothing process is described in U.S. Ser. No. ______ (18419-008200), commonly assigned, and hereby incorporated by reference for all purposes.
  • In an alternative embodiment, the present process can be repeated to form a multilayered donor substrate structure 100 of FIG. 10. Here, the donor substrate structure 100 includes a stop layer 103 overlying the donor substrate. A cleaving layer 105 is formed overlying the stop layer 103. Another stop layer 107 is formed overlying the cleaving layer and another cleaving layer is formed overlying the stop layer 107. A device layer 111 is formed overlying the cleaving layer. In a specific embodiment, the implant of particles can be selectively adjusted along the z-direction of the substrate structure, where a higher dose is provided to either cleaving layer 109 or cleaving layer 105. Depending upon where the higher dose is provided, cleaving can occur at cleaving layer 109 or cleaving layer 105. If the implant profile provided a high concentration region 113, cleaving would occur at cleaving plane 115 in a specific embodiment. Cleaving can occur using a variety of technique such as the CCP described in U.S. Ser. No. ______ (Attorney Docket No. 18419-000155), which is commonly owned and incorporated by reference herein.
  • In an alternative embodiment, the present process can be repeated to form a multilayered donor substrate structure 200 of FIG. 11. Here, the donor substrate structure 200 includes bulk substrate 202. Overlying bulk substrate is a stop layer 201. A cleaving layer 203 is formed overlying the stop layer 201. Another stop layer 205 is formed overlying the cleaving layer and another cleaving layer 207 is formed overlying the stop layer 205. An nth stop layer 209 is formed overlying the cleaving layer. An nth cleaving layer is formed overlying the nth stop layer. A device layer 213 is formed overlying the cleaving layer. In a specific embodiment, the implant of particles can be selectively adjusted along the z-direction of the substrate structure, where a higher dose is provided to either of the cleaving layers. Depending upon where the higher dose is provided, cleaving can occur at a particular cleaving layer. If the implant profile provided a high concentration region 215, cleaving would occur at cleaving plane 217 in a specific embodiment. Cleaving can occur using a variety of technique such as the CCP described in U.S. Ser. No. ______ (Attorney Docket No. 18419-000155), which is commonly owned and incorporated by reference herein.
  • Optionally, the present method uses a selective pattern distribution technique of particles in the cleaving layer to enhance cleaving, as illustrated in diagrams of FIGS. 12 to 15. These diagrams are merely examples, which should not limit the scope of the claims herein. One of ordinary skill in the art would recognize many other variations, modifications, and alternatives. Some of the reference numerals used herein are similar to the previous ones for cross referencing purposes only. As shown, the present method begins by providing substrate 11, which can be a substrate such as the one in FIG. 4, as well as others. That is, it is not necessary that the cleave layer include a deposited layer. The cleave layer can be solely an implanted layer, where particles 130 have been introduced into the substrate.
  • Once the cleave layer has been formed, the method yields a substrate such as the one in FIG. 13. As shown are substrate 11, cleave layer 160, and device layer 120, which can be silicon, epitaxial silicon, or another material. Particles 150 are selectively introduced into an edge region 180 of the cleave layer in another implantation step or a second stage (or another stage) of the implantation step of introducing particles 22. The edge region can be only on one end of the substrate. Alternatively, the edge region can be around a periphery of the substrate. The edge region is generally a higher concentration region, which is used to facilitate cleaving or initiation of cleaving. The edge region extends from an outer edge of the substrate to a length delta, as shown. A profile 151 of the edge region is illustrated by a simplified diagram in FIG. 14. Here, the diagram includes a vertical axis, which plots concentration, and a horizontal axis, which plots length from the edge 153 of the substrate to a center region 154 of the substrate. The distribution of particles can include a step distribution, a graded distribution, or any other distribution, which facilitates cleaving or initiation of cleaving.
  • Once the substrate has been selectively implanted, substrate 11 is bonded to substrate 20. The substrates can be bonded to each other through interface 220, which can be silicon dioxide or the like. Many other types of interfaces can also be used. Here, a controlled cleaving process can be used. Other types of cleaving techniques can also be used depending upon the application.
  • The present invention also provides many advantages and/or benefits over conventional processes. For example, the present invention can be substantially free from the use of porous silicon or masked area in some embodiments. Accordingly, the present device layer would therefore be of a higher quality than conventional layers. Additionally, the present invention provides for a higher quality epitaxial layer, which is formed on a high quality cleave layer that is generally free from dislocations and the like. In other embodiments, the present cleave layer comprises a non-contaminating, process compatible and miscible with a single crystal alloy. Here, the present process can be performed through the use of a clustertool system, which allows for an in-situ process for forming a stop layer, a cleaving layer, a device layer, or any combination of these. Additionally, the present cleave layer can be stable (e.g., thermally) under subsequent processing and allow high-temperature steps (e.g., greater than 400 degrees Celsius, or greater than 500 degrees Celsius) such as oxidation to be performed. Furthermore, the use of low doses of an implanted specie provides for higher productivity (e.g., two times, three times, or five times and greater) and lower device layer damage Dose/implant depth process tradeoff would also generally allow the cleave plane and device layer to be physically separated from the implant peak and end-of-range (EOR) damage, which prevents damage to the device layer from any thermal treatment, if any. The present invention also provides a process where the cleave layer, after separation at the cleave plane, allows selective etching to remove the cleave layer material using conventional etching chemicals. Depending upon the embodiment, one or more of these benefits may exist.
  • Although the above has been generally described in terms of a specific substrate, many others can also exist. These substrates can include, among others, gallium arsenide, quartz, and silicon carbide. Of course, the type of substrate used depends upon the application.
  • EXAMPLE
  • To prove the principle and operation of the present invention, an experiment was performed. In this experiment, we used eight-inch bulk CZ wafers. These wafers were prime low boron concentration wafers from Mitsubishi Silicon America. The wafers were cleaned using a conventional SC1 and SC2 clean. Next, the wafers were dried using a conventional spin rinse dry so that the wafers were free from liquid droplets. Each wafer was loaded into an epitaxial silicon reactor. The reactor was a tool made by ASM International of Phoenix, Ariz., but is not limited to such reactor. A high temperature bake at about 1,100 Celsius was performed on the wafer. This bake removed native oxide and cleaned faces of the wafer. The bake was followed by a deposition process, where about 2,000 Angstroms of epitaxial silicon was deposited. Such deposition was provided by a combination of silane and hydrogen gases in a conventional manner.
  • Next, the method used a deposition of silicon germanium overlying the epitaxial silicon. The silicon germanium was introduced into the same chamber as the epitaxial silicon, where the wafer remained. The gases used included germane (GeH4) and silane gases. The silicon germanium was about 30% germanium and about 70% silicon. Other concentrations of germanium can also be used. Hydrogen gas continued to be introduced during the introduction of the germane and silane gases. Such introduction occurred in-situ, where the wafer was not allowed outside of the chamber to prevent a possibility of contamination on the surface of the epitaxial silicon layer. Here, a continuous growth process of the stop layer and the cleaving layer was provided. The silicon germanium was grown at a temperature that prevented misfits and other structural defects. Such temperature is about 700 degrees Celsius and less. In this experiment, the cleave layer thickness was about 200 Angstroms.
  • Next, the method used a deposition of epitaxial silicon overlying the silicon germanium layer. Here, germane gas was turned off in the chamber, while the silane and hydrogen gases were allowed to continue to enter the chamber. A higher flow rate of such gases could be introduced to improve deposition rates. The epitaxial silicon layer was growth to a thickness of 2200 Angstroms.
  • Once the deposition processes were completed, the wafer was implanted. Optionally, the surface of the epitaxial silicon can be oxidized, where a thermal oxide layer of about 1000 Angstroms is grown. The implantation process was provided in a hydrogen implanter. The implanter was a conventional Varian implantation apparatus, but is not limited to such apparatus. The hydrogen was introduced at a dose of about 3×1016 atoms/cm2 at an energy of about 22 keV. It is believed that the hydrogen increases stress in the silicon germanium layer. In some recent experiments, doses of less than 8×1015 atoms/cm2 at an energy of about 22 keV were also shown to cleave. Lower doses can be realized through the use of thicker cleave layers.
  • The implanted surface of the substrate was then bonded to a handle wafer. Here, the faces of each of the substrates were plasma activated using an oxygen plasma. Next, the faces were brought together and bonded to each other form a suitable bond that does not separate during the present cleaving method. Bonding was perfected using a thermal treatment process of 350 degrees Celsius for 2 hours which enhanced the bond. The thermal treatment process occurred and was maintained at a temperature below gaseous microbubble or microcavity formation along the cleave plane. Additionally such treatment process occurred at such temperature below crystalline rearrangement (e.g., blistering), surface morphology change, or separation of the implanted material. It has been found that such blistering and high temperature caused film quality problems and the like, which have been undesirable. In fact, it is generally understood that the blister process no longer functions for doses below 3.5×1016 atoms/cm2 at any implant energies and about 4.4×1016 atoms/cm2 at about 22 keV under any thermal treatment temperatures and times.
  • An example of an implant profile is shown in FIG. 16, which is a simplified diagram 1300 of an experimental result according to an embodiment of the present invention. This diagram is merely an example. There could be many other variations, modifications, and alternatives. The diagram plots concentration (atoms/cubic centimeters) along the vertical axis and a horizontal axis, which is depth. Such depth extends from the top surface of the device layer, through the cleave layer, and to the substrate. As shown, the diagram illustrates a plot of hydrogen ions 1301, which has a maximum concentration 1307. The cleaving layer 1305, which is silicon germanium, is also shown. Upon cleaving, the cleaving layer separates the device layer from the substrate in a region defined as the cleave plane shown by reference numeral 1309. Such region accumulates hydrogen, which increases interfacial stress, which facilitates cleaving. Cleaving occurred in a cleaving apparatus, such as the one described in U.S. Ser. No. ______ (18419-004800), which is incorporated by reference herein. Once cleaving separated the two substrates from each other, the cleaving process was terminated. Any remaining cleaving layer (i.e., silicon germanium) was selectively removed from the stop layer, which was epitaxial silicon.
  • FIGS. 17 and 18 are micrographs of surface roughness of cleaved films. Referring to FIG. 17, surface roughness of a conventional blister separation process known as Smart Cut™ was performed. Such conventional process uses high doses of hydrogen (>6×1016 atoms/cm2 at about 22 keV), which is implanted into a substrate. The substrate is bonded and then subjected to high temperature. The high temperature provides microbubbles, which turn into macrobubbles, which ultimately blister a device layer from the substrate. Since such high concentrations and high temperatures are used, the surface roughness often is about 80 Angstroms RMS and greater. In contrast, the present process using a controlled cleaving process, which uses a silicon germanium cleaving layer. The present process provides a much smoother surface than the conventional process. Here, we measured a surface roughness value of 10 to 12 Angstroms RMS. After stripping the cleaving layer, the surface roughness was about 4 to 6 Angstroms RMS. Accordingly, the present process provides much smoother films than conventional processes due to a substantially different physical mechanism in cleaving. The present experiment demonstrates many of the aspects of the present invention described herein. This experiment, however, is not intended to unduly limit the scope of the claims herein. One of ordinary skill in the art would recognize many variations, alternatives, and modifications.
  • While the above is a full description of the specific embodiments, various modifications, alternative constructions and equivalents may be used. Therefore, the above description and illustrations should not be taken as limiting the scope of the present invention which is defined by the appended claims.

Claims (20)

1-23. (canceled)
24. A method of forming substrates, the method comprising:
providing a donor substrate;
forming a cleave layer comprising a cleave plane on the donor substrate, the cleave layer comprising silicon germanium;
forming a device layer on the cleave layer, the device layer comprising epitaxial silicon;
introducing particles into the cleave layer to add stress to the cleave plane, where the particles are introduced in a manner substantially free from microbubble or microcavity formation of the particles along the cleave plane within the cleave layer;
redistributing a portion of the hydrogen particles within the cleave layer to form a higher concentration region of the particles in a region in a vicinity of the cleave plane, where the distribution is carried out in a manner substantially free from microbubble or microcavity formation of the particles along the cleave plane within the cleave layer;
providing selected energy from a mechanical source to the donor substrate to cleave the device layer at the cleave plane, whereupon the selected energy is applied at an edge or corner region of the donor substrate to create a controlled cleaving action to remove the device layer from a portion of the cleave layer in a controlled manner.
25. The method of claim 24 further comprising bonding the device layer of the donor substrate to a handle wafer after introducing the particles.
26. The method of claim 24 wherein the particles comprise hydrogen.
27. The method of claim 24 wherein the particles comprise helium.
28. The method of claim 24 wherein the mechanical source comprises a pressurized jet of fluid.
29. The method of claim 24 further comprising introducing a higher concentration of particles at the edge or corner region of the donor substrate.
30. The method of claim 29 wherein the particles are introduced to the edge or corner regions in multiple implantation steps.
31. The method of claim 24 wherein the selected energy is applied in a time varying-manner.
32. A method of forming substrates, the method comprising:
providing a donor substrate;
forming a cleave layer comprising a cleave plane on the donor substrate, the cleave layer comprising silicon germanium;
forming a device layer on the cleave layer, the device layer comprising epitaxial silicon;
introducing hydrogen particles into the cleave layer to add stress to the cleave plane, where the particles are introduced in a manner substantially free from microbubble or microcavity formation of the particles along the cleave plane within the cleave layer;
redistributing a portion of the hydrogen particles within the cleave layer to form a higher concentration region of the particles in a region in a vicinity of the cleave plane, where the distribution is carried out in a manner substantially free from microbubble or microcavity formation of the particles along the cleave plane within the cleave layer;
providing selected energy from a thermal source to the donor substrate to cleave the device layer at the cleave plane, whereupon the selected energy is applied to create a controlled cleaving action to remove the device layer from a portion of the cleave layer in a controlled manner.
33. The method of claim 32 further comprising bonding the device layer of the donor substrate to a handle wafer after introducing the particles.
34. The method of claim 32 further comprising introducing helium particles to the cleave layer.
35. The method of claim 33 wherein the thermal source is applied as flood.
36. The method of claim 33 wherein the thermal source is applied as time-varying.
37. The method of claim 33 wherein the thermal source is applied as spatially varying.
38. The method of claim 32 further comprising introducing a higher concentration of particles at an edge or corner region of the donor substrate.
39. The method of claim 38 wherein the particles are introduced to the edge or corner regions in multiple implantation steps.
40. The method of claim 38 wherein the thermal source is applied as spatially varying to the edge or corner region.
41. The method of claim 32 wherein the cleave layer comprises a graded concentration of the silicon germanium.
42. The method of claim 41 wherein the graded concentration is greater near the device layer and decreases toward the donor substrate.
US12/148,318 1999-08-10 2008-04-18 Cleaving process to fabricate multilayered substrates using low implantation doses Abandoned US20080206963A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/148,318 US20080206963A1 (en) 1999-08-10 2008-04-18 Cleaving process to fabricate multilayered substrates using low implantation doses

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US37095999A 1999-08-10 1999-08-10
US10/301,234 US7056808B2 (en) 1999-08-10 2002-11-20 Cleaving process to fabricate multilayered substrates using low implantation doses
US11/392,452 US7378330B2 (en) 1999-08-10 2006-03-28 Cleaving process to fabricate multilayered substrates using low implantation doses
US12/148,318 US20080206963A1 (en) 1999-08-10 2008-04-18 Cleaving process to fabricate multilayered substrates using low implantation doses

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/392,452 Continuation US7378330B2 (en) 1999-08-10 2006-03-28 Cleaving process to fabricate multilayered substrates using low implantation doses

Publications (1)

Publication Number Publication Date
US20080206963A1 true US20080206963A1 (en) 2008-08-28

Family

ID=23461909

Family Applications (3)

Application Number Title Priority Date Filing Date
US10/301,234 Expired - Fee Related US7056808B2 (en) 1999-08-10 2002-11-20 Cleaving process to fabricate multilayered substrates using low implantation doses
US11/392,452 Expired - Fee Related US7378330B2 (en) 1999-08-10 2006-03-28 Cleaving process to fabricate multilayered substrates using low implantation doses
US12/148,318 Abandoned US20080206963A1 (en) 1999-08-10 2008-04-18 Cleaving process to fabricate multilayered substrates using low implantation doses

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US10/301,234 Expired - Fee Related US7056808B2 (en) 1999-08-10 2002-11-20 Cleaving process to fabricate multilayered substrates using low implantation doses
US11/392,452 Expired - Fee Related US7378330B2 (en) 1999-08-10 2006-03-28 Cleaving process to fabricate multilayered substrates using low implantation doses

Country Status (5)

Country Link
US (3) US7056808B2 (en)
EP (2) EP1212787B1 (en)
JP (1) JP2003506883A (en)
AU (1) AU6905000A (en)
WO (1) WO2001011930A2 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100090303A1 (en) * 2008-10-10 2010-04-15 Sony Corporation Soi substrate and method for producing the same, solid-state image pickup device and method for producing the same, and image pickup apparatus
US20100159676A1 (en) * 2008-12-23 2010-06-24 Imec Method For Manufacturing A Mono-Crystalline Semiconductor Layer on a Substrate
CN104008963A (en) * 2013-02-22 2014-08-27 国际商业机器公司 Method for facilitating crack initiation during controlled substrate spalling
US20150041853A1 (en) * 2013-08-12 2015-02-12 International Business Machines Corporation Bonded epitaxial oxide structures for compound semiconductor on silicon substrates
US9704835B2 (en) 2015-01-09 2017-07-11 Silicon Genesis Corporation Three dimensional integrated circuit
US10049915B2 (en) 2015-01-09 2018-08-14 Silicon Genesis Corporation Three dimensional integrated circuit
US10573627B2 (en) 2015-01-09 2020-02-25 Silicon Genesis Corporation Three dimensional integrated circuit
US10804252B2 (en) 2015-01-09 2020-10-13 Silicon Genesis Corporation Three dimensional integrated circuit
US11410984B1 (en) 2021-10-08 2022-08-09 Silicon Genesis Corporation Three dimensional integrated circuit with lateral connection layer

Families Citing this family (112)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2773261B1 (en) 1997-12-30 2000-01-28 Commissariat Energie Atomique METHOD FOR THE TRANSFER OF A THIN FILM COMPRISING A STEP OF CREATING INCLUSIONS
JP2000012864A (en) * 1998-06-22 2000-01-14 Semiconductor Energy Lab Co Ltd Manufacture of semiconductor device
FR2821697B1 (en) * 2001-03-02 2004-06-25 Commissariat Energie Atomique METHOD OF MANUFACTURING THIN LAYERS ON A SPECIFIC CARRIER AND AN APPLICATION
JP2002305293A (en) 2001-04-06 2002-10-18 Canon Inc Method of manufacturing semiconductor member, and method of manufacturing semiconductor device
FR2823596B1 (en) 2001-04-13 2004-08-20 Commissariat Energie Atomique SUBSTRATE OR DISMOUNTABLE STRUCTURE AND METHOD OF MAKING SAME
FR2823599B1 (en) 2001-04-13 2004-12-17 Commissariat Energie Atomique DEMOMTABLE SUBSTRATE WITH CONTROLLED MECHANICAL HOLDING AND METHOD OF MAKING
US6804502B2 (en) 2001-10-10 2004-10-12 Peregrine Semiconductor Corporation Switch circuit and method of switching radio frequency signals
FR2830983B1 (en) 2001-10-11 2004-05-14 Commissariat Energie Atomique METHOD FOR MANUFACTURING THIN FILMS CONTAINING MICROCOMPONENTS
US6953736B2 (en) 2002-07-09 2005-10-11 S.O.I.Tec Silicon On Insulator Technologies S.A. Process for transferring a layer of strained semiconductor material
FR2842349B1 (en) * 2002-07-09 2005-02-18 TRANSFERRING A THIN LAYER FROM A PLATE COMPRISING A BUFFER LAYER
US7018910B2 (en) 2002-07-09 2006-03-28 S.O.I.Tec Silicon On Insulator Technologies S.A. Transfer of a thin layer from a wafer comprising a buffer layer
KR100931421B1 (en) * 2002-08-26 2009-12-11 에스. 오. 이. 떼끄 씰리꽁 오 냉쉴라또흐 떼끄놀로지 Recycling a wafer comprising a buffer layer, after having taken off a thin layer therefrom
US7008857B2 (en) 2002-08-26 2006-03-07 S.O.I.Tec Silicon On Insulator Technologies S.A. Recycling a wafer comprising a buffer layer, after having separated a thin layer therefrom
FR2843827B1 (en) * 2002-08-26 2005-05-27 MECHANICAL RECYCLING OF A PLATE COMPRISING A STAMP LAYER AFTER SELECTING A THIN LAYER
WO2004019403A2 (en) * 2002-08-26 2004-03-04 S.O.I.Tec Silicon On Insulator Technologies Mechanical recycling of a wafer comprising a buffer layer, after having taken a layer therefrom
FR2843826B1 (en) * 2002-08-26 2006-12-22 RECYCLING A PLATE COMPRISING A BUFFER LAYER AFTER SELECTING A THIN LAYER
US7176108B2 (en) 2002-11-07 2007-02-13 Soitec Silicon On Insulator Method of detaching a thin film at moderate temperature after co-implantation
FR2848336B1 (en) 2002-12-09 2005-10-28 Commissariat Energie Atomique METHOD FOR PRODUCING A STRESS STRUCTURE FOR DISSOCIATING
FR2856844B1 (en) 2003-06-24 2006-02-17 Commissariat Energie Atomique HIGH PERFORMANCE CHIP INTEGRATED CIRCUIT
FR2857953B1 (en) 2003-07-21 2006-01-13 Commissariat Energie Atomique STACKED STRUCTURE, AND METHOD FOR MANUFACTURING THE SAME
JP4405201B2 (en) * 2003-07-29 2010-01-27 独立行政法人科学技術振興機構 Two-dimensional patterning method and electronic device manufacturing method using the same
DE10336271B4 (en) * 2003-08-07 2008-02-07 Siltronic Ag Silicon wafer and process for its production
US6767802B1 (en) * 2003-09-19 2004-07-27 Sharp Laboratories Of America, Inc. Methods of making relaxed silicon-germanium on insulator via layer transfer
FR2861497B1 (en) 2003-10-28 2006-02-10 Soitec Silicon On Insulator METHOD FOR CATASTROPHIC TRANSFER OF A FINE LAYER AFTER CO-IMPLANTATION
AU2003297191A1 (en) * 2003-12-16 2005-07-14 International Business Machines Corporation Contoured insulator layer of silicon-on-onsulator wafers and process of manufacture
US7772087B2 (en) 2003-12-19 2010-08-10 Commissariat A L'energie Atomique Method of catastrophic transfer of a thin film after co-implantation
JP4879737B2 (en) * 2004-01-29 2012-02-22 ソワテク Method for separating semiconductor layers
FR2867307B1 (en) * 2004-03-05 2006-05-26 Soitec Silicon On Insulator HEAT TREATMENT AFTER SMART-CUT DETACHMENT
US20060014363A1 (en) * 2004-03-05 2006-01-19 Nicolas Daval Thermal treatment of a semiconductor layer
KR100842848B1 (en) 2004-03-05 2008-07-02 에스.오.아이. 테크 실리콘 온 인슐레이터 테크놀로지스 Thermal treatment of a semiconductor layer
US7282449B2 (en) * 2004-03-05 2007-10-16 S.O.I.Tec Silicon On Insulator Technologies Thermal treatment of a semiconductor layer
FR2867310B1 (en) * 2004-03-05 2006-05-26 Soitec Silicon On Insulator TECHNIQUE FOR IMPROVING THE QUALITY OF A THIN LAYER TAKEN
ATE511210T1 (en) * 2004-06-10 2011-06-15 Soitec Silicon On Insulator METHOD FOR PRODUCING SOI WAFER
WO2006002347A1 (en) 2004-06-23 2006-01-05 Peregrine Semiconductor Corporation Integrated rf front end
US7229901B2 (en) * 2004-12-16 2007-06-12 Wisconsin Alumni Research Foundation Fabrication of strained heterojunction structures
FR2886051B1 (en) 2005-05-20 2007-08-10 Commissariat Energie Atomique METHOD FOR DETACHING THIN FILM
USRE48965E1 (en) 2005-07-11 2022-03-08 Psemi Corporation Method and apparatus improving gate oxide reliability by controlling accumulated charge
US7890891B2 (en) 2005-07-11 2011-02-15 Peregrine Semiconductor Corporation Method and apparatus improving gate oxide reliability by controlling accumulated charge
US9653601B2 (en) 2005-07-11 2017-05-16 Peregrine Semiconductor Corporation Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction
US20080076371A1 (en) 2005-07-11 2008-03-27 Alexander Dribinsky Circuit and method for controlling charge injection in radio frequency switches
US8742502B2 (en) 2005-07-11 2014-06-03 Peregrine Semiconductor Corporation Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction
US7910993B2 (en) 2005-07-11 2011-03-22 Peregrine Semiconductor Corporation Method and apparatus for use in improving linearity of MOSFET's using an accumulated charge sink
US20070029043A1 (en) * 2005-08-08 2007-02-08 Silicon Genesis Corporation Pre-made cleavable substrate method and structure of fabricating devices using one or more films provided by a layer transfer process
FR2889887B1 (en) 2005-08-16 2007-11-09 Commissariat Energie Atomique METHOD FOR DEFERING A THIN LAYER ON A SUPPORT
FR2891281B1 (en) 2005-09-28 2007-12-28 Commissariat Energie Atomique METHOD FOR MANUFACTURING A THIN FILM ELEMENT
FR2898430B1 (en) * 2006-03-13 2008-06-06 Soitec Silicon On Insulator METHOD FOR PRODUCING A STRUCTURE COMPRISING AT LEAST ONE THIN LAYER OF AMORPHOUS MATERIAL OBTAINED BY EPITAXIA ON A SUPPORT SUBSTRATE AND STRUCTURE OBTAINED ACCORDING TO SAID METHOD
FR2899378B1 (en) 2006-03-29 2008-06-27 Commissariat Energie Atomique METHOD FOR DETACHING A THIN FILM BY FUSION OF PRECIPITS
US7790565B2 (en) * 2006-04-21 2010-09-07 Corning Incorporated Semiconductor on glass insulator made using improved thinning process
US7777290B2 (en) * 2006-06-13 2010-08-17 Wisconsin Alumni Research Foundation PIN diodes for photodetection and high-speed, high-resolution image sensing
US8293619B2 (en) * 2008-08-28 2012-10-23 Silicon Genesis Corporation Layer transfer of films utilizing controlled propagation
US7960218B2 (en) * 2006-09-08 2011-06-14 Wisconsin Alumni Research Foundation Method for fabricating high-speed thin-film transistors
US8124499B2 (en) 2006-11-06 2012-02-28 Silicon Genesis Corporation Method and structure for thick layer transfer using a linear accelerator
US20080128641A1 (en) * 2006-11-08 2008-06-05 Silicon Genesis Corporation Apparatus and method for introducing particles using a radio frequency quadrupole linear accelerator for semiconductor materials
JP5249511B2 (en) * 2006-11-22 2013-07-31 信越化学工業株式会社 SOQ substrate and method for manufacturing SOQ substrate
FR2910179B1 (en) 2006-12-19 2009-03-13 Commissariat Energie Atomique METHOD FOR MANUFACTURING THIN LAYERS OF GaN BY IMPLANTATION AND RECYCLING OF A STARTING SUBSTRATE
US20080188011A1 (en) * 2007-01-26 2008-08-07 Silicon Genesis Corporation Apparatus and method of temperature conrol during cleaving processes of thick film materials
JP2008244435A (en) * 2007-01-29 2008-10-09 Silicon Genesis Corp Method and structure using selected implant angle using linear accelerator process for manufacture of free-standing film of material
US7910458B2 (en) 2007-01-29 2011-03-22 Silicon Genesis Corporation Method and structure using selected implant angles using a linear accelerator process for manufacture of free standing films of materials
US20080303033A1 (en) * 2007-06-05 2008-12-11 Cree, Inc. Formation of nitride-based optoelectronic and electronic device structures on lattice-matched substrates
JP5463017B2 (en) * 2007-09-21 2014-04-09 株式会社半導体エネルギー研究所 Substrate manufacturing method
US7781308B2 (en) * 2007-12-03 2010-08-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing SOI substrate
FR2925221B1 (en) 2007-12-17 2010-02-19 Commissariat Energie Atomique METHOD FOR TRANSFERRING A THIN LAYER
US9024700B2 (en) 2008-02-28 2015-05-05 Peregrine Semiconductor Corporation Method and apparatus for use in digitally tuning a capacitor in an integrated circuit device
US8329260B2 (en) * 2008-03-11 2012-12-11 Varian Semiconductor Equipment Associates, Inc. Cooled cleaving implant
KR101550480B1 (en) * 2008-05-30 2015-09-07 알타 디바이씨즈, 인크. Epitaxial lift off stacks and methods
US20090325367A1 (en) * 2008-05-30 2009-12-31 Alta Devices, Inc. Methods and apparatus for a chemical vapor deposition reactor
US8324031B2 (en) * 2008-06-24 2012-12-04 Globalfoundries Singapore Pte. Ltd. Diffusion barrier and method of formation thereof
SG160302A1 (en) * 2008-09-29 2010-04-29 Semiconductor Energy Lab Method for manufacturing semiconductor substrate
TW201034055A (en) * 2008-10-10 2010-09-16 Alta Devices Inc Continuous feed chemical vapor deposition
CA2739327A1 (en) * 2008-10-10 2010-04-15 Alta Devices, Inc. Mesa etch method and composition for epitaxial lift off
CN102301450A (en) * 2008-12-08 2011-12-28 奥塔装置公司 Multiple stack deposition for epitaxial lift off
KR20110114577A (en) * 2008-12-17 2011-10-19 알타 디바이씨즈, 인크. Tape-based epitaxial lift off apparatuses and methods
US7927975B2 (en) 2009-02-04 2011-04-19 Micron Technology, Inc. Semiconductor material manufacture
EP2401768A4 (en) 2009-02-27 2013-07-17 Alta Devices Inc Tiled substrates for deposition and epitaxial lift off processes
US8723260B1 (en) 2009-03-12 2014-05-13 Rf Micro Devices, Inc. Semiconductor radio frequency switch with body contact
JP5607399B2 (en) * 2009-03-24 2014-10-15 株式会社半導体エネルギー研究所 Method for manufacturing SOI substrate
US8802477B2 (en) * 2009-06-09 2014-08-12 International Business Machines Corporation Heterojunction III-V photovoltaic cell fabrication
US20110048517A1 (en) * 2009-06-09 2011-03-03 International Business Machines Corporation Multijunction Photovoltaic Cell Fabrication
US8703521B2 (en) 2009-06-09 2014-04-22 International Business Machines Corporation Multijunction photovoltaic cell fabrication
FR2947098A1 (en) 2009-06-18 2010-12-24 Commissariat Energie Atomique METHOD OF TRANSFERRING A THIN LAYER TO A TARGET SUBSTRATE HAVING A THERMAL EXPANSION COEFFICIENT DIFFERENT FROM THAT OF THE THIN LAYER
WO2010150671A1 (en) * 2009-06-24 2010-12-29 Semiconductor Energy Laboratory Co., Ltd. Method for reprocessing semiconductor substrate and method for manufacturing soi substrate
US8148237B2 (en) 2009-08-07 2012-04-03 Varian Semiconductor Equipment Associates, Inc. Pressurized treatment of substrates to enhance cleaving process
US8318588B2 (en) * 2009-08-25 2012-11-27 Semiconductor Energy Laboratory Co., Ltd. Method for reprocessing semiconductor substrate, method for manufacturing reprocessed semiconductor substrate, and method for manufacturing SOI substrate
KR101731809B1 (en) * 2009-10-09 2017-05-02 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Reprocessing method of semiconductor substrate, manufacturing method of reprocessed semiconductor substrate, and manufacturing method of soi substrate
US9834860B2 (en) * 2009-10-14 2017-12-05 Alta Devices, Inc. Method of high growth rate deposition for group III/V materials
US11393683B2 (en) 2009-10-14 2022-07-19 Utica Leaseco, Llc Methods for high growth rate deposition for forming different cells on a wafer
JP6006219B2 (en) 2010-10-20 2016-10-12 ペレグリン セミコンダクター コーポレイション Method and apparatus used to improve MOSFET linearity using stored charge sinks-Suppression of harmonic wrinkles
US8845859B2 (en) 2011-03-15 2014-09-30 Sunedison Semiconductor Limited (Uen201334164H) Systems and methods for cleaving a bonded wafer pair
US9123529B2 (en) 2011-06-21 2015-09-01 Semiconductor Energy Laboratory Co., Ltd. Method for reprocessing semiconductor substrate, method for manufacturing reprocessed semiconductor substrate, and method for manufacturing SOI substrate
KR102061359B1 (en) 2011-10-31 2019-12-31 글로벌웨이퍼스 씨오., 엘티디. Clamping apparatus for cleaving a bonded wafer structure and methods for cleaving
US20140157939A1 (en) 2011-12-09 2014-06-12 Grand Rapids Controls Company, Llc Release mechanism
US8936961B2 (en) * 2012-05-26 2015-01-20 International Business Machines Corporation Removal of stressor layer from a spalled layer and method of making a bifacial solar cell using the same
US8829967B2 (en) 2012-06-27 2014-09-09 Triquint Semiconductor, Inc. Body-contacted partially depleted silicon on insulator transistor
US8729952B2 (en) 2012-08-16 2014-05-20 Triquint Semiconductor, Inc. Switching device with non-negative biasing
US9590674B2 (en) 2012-12-14 2017-03-07 Peregrine Semiconductor Corporation Semiconductor devices with switchable ground-body connection
US8847672B2 (en) 2013-01-15 2014-09-30 Triquint Semiconductor, Inc. Switching device with resistive divider
US9214932B2 (en) 2013-02-11 2015-12-15 Triquint Semiconductor, Inc. Body-biased switching device
US8977217B1 (en) 2013-02-20 2015-03-10 Triquint Semiconductor, Inc. Switching device with negative bias circuit
US8923782B1 (en) 2013-02-20 2014-12-30 Triquint Semiconductor, Inc. Switching device with diode-biased field-effect transistor (FET)
US9203396B1 (en) 2013-02-22 2015-12-01 Triquint Semiconductor, Inc. Radio frequency switch device with source-follower
US20150236798A1 (en) 2013-03-14 2015-08-20 Peregrine Semiconductor Corporation Methods for Increasing RF Throughput Via Usage of Tunable Filters
US9406695B2 (en) 2013-11-20 2016-08-02 Peregrine Semiconductor Corporation Circuit and method for improving ESD tolerance and switching speed
US9379698B2 (en) 2014-02-04 2016-06-28 Triquint Semiconductor, Inc. Field effect transistor switching circuit
US9263626B1 (en) * 2015-01-29 2016-02-16 International Business Machines Corporation Crystalline thin film photovoltaic cell
US9831857B2 (en) 2015-03-11 2017-11-28 Peregrine Semiconductor Corporation Power splitter with programmable output phase shift
US10828800B2 (en) 2016-03-08 2020-11-10 Arizona Board Of Regents On Behalf Of Arizona State University Sound-assisted crack propagation for semiconductor wafering
US9948281B2 (en) 2016-09-02 2018-04-17 Peregrine Semiconductor Corporation Positive logic digitally tunable capacitor
CN107910327A (en) * 2017-11-07 2018-04-13 睿力集成电路有限公司 Array of capacitors structure and its manufacture method
US10505530B2 (en) 2018-03-28 2019-12-10 Psemi Corporation Positive logic switch with selectable DC blocking circuit
US10886911B2 (en) 2018-03-28 2021-01-05 Psemi Corporation Stacked FET switch bias ladders
US10236872B1 (en) 2018-03-28 2019-03-19 Psemi Corporation AC coupling modules for bias ladders
US11476849B2 (en) 2020-01-06 2022-10-18 Psemi Corporation High power positive logic switch

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5374564A (en) * 1991-09-18 1994-12-20 Commissariat A L'energie Atomique Process for the production of thin semiconductor material films
US5827751A (en) * 1991-12-06 1998-10-27 Picogiga Societe Anonyme Method of making semiconductor components, in particular on GaAs of InP, with the substrate being recovered chemically
US5854123A (en) * 1995-10-06 1998-12-29 Canon Kabushiki Kaisha Method for producing semiconductor substrate
US5877070A (en) * 1997-05-31 1999-03-02 Max-Planck Society Method for the transfer of thin layers of monocrystalline material to a desirable substrate
US5882987A (en) * 1997-08-26 1999-03-16 International Business Machines Corporation Smart-cut process for the production of thin semiconductor material films
US5906951A (en) * 1997-04-30 1999-05-25 International Business Machines Corporation Strained Si/SiGe layers on insulator
US6020252A (en) * 1996-05-15 2000-02-01 Commissariat A L'energie Atomique Method of producing a thin layer of semiconductor material

Family Cites Families (141)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US1275192A (en) * 1917-10-18 1918-08-13 Henry F Alexis Automobile-leaf-spring oiler.
US1412743A (en) * 1921-10-01 1922-04-11 Jacob K Herfjord Spring oiler
US2614055A (en) 1947-05-12 1952-10-14 Samica Corp Method of treating mica
US3117022A (en) * 1960-09-06 1964-01-07 Space Technhology Lab Inc Deposition arrangement
US3085454A (en) * 1961-11-16 1963-04-16 Stero Chemical Mfg Co Pressurized device for uncorking bottles
US3225820A (en) 1962-11-01 1965-12-28 Gen Precision Inc Device for controlling temperature by heat conduction
US3390033A (en) * 1964-08-13 1968-06-25 Rca Corp Method of separating frit sealed parts of an electron tube
US5082793A (en) * 1965-09-28 1992-01-21 Li Chou H Method for making solid state device utilizing ion implantation techniques
US3551213A (en) 1968-09-04 1970-12-29 Bell Telephone Labor Inc Geometrically selective ion bombardment by means of the photoelectric effect
US3786359A (en) * 1969-03-28 1974-01-15 Alpha Ind Inc Ion accelerator and ion species selector
US3900636A (en) * 1971-01-21 1975-08-19 Gillette Co Method of treating cutting edges
US3806380A (en) * 1971-03-05 1974-04-23 Hitachi Ltd Method for hardening treatment of aluminum or aluminum-base alloy
GB1392811A (en) * 1971-04-07 1975-04-30 Atomic Energy Authority Uk Methods for treating steel to modify the structure thereof
US3770499A (en) 1972-02-28 1973-11-06 Motorola Inc Liquid phase deposition of thin insulating and refractory film on a substrate
US3915757A (en) 1972-08-09 1975-10-28 Niels N Engel Ion plating method and product therefrom
US3913520A (en) * 1972-08-14 1975-10-21 Precision Thin Film Corp High vacuum deposition apparatus
US3993909A (en) 1973-03-16 1976-11-23 U.S. Philips Corporation Substrate holder for etching thin films
FR2245779B1 (en) * 1973-09-28 1978-02-10 Cit Alcatel
US3946334A (en) * 1973-11-14 1976-03-23 Nippon Electric Company, Limited Injection semiconductor laser device
US3901423A (en) * 1973-11-26 1975-08-26 Purdue Research Foundation Method for fracturing crystalline materials
US4170662A (en) 1974-11-05 1979-10-09 Eastman Kodak Company Plasma plating
US4121334A (en) 1974-12-17 1978-10-24 P. R. Mallory & Co. Inc. Application of field-assisted bonding to the mass production of silicon type pressure transducers
US3957107A (en) * 1975-02-27 1976-05-18 The United States Of America As Represented By The Secretary Of The Air Force Thermal switch
US4039416A (en) * 1975-04-21 1977-08-02 White Gerald W Gasless ion plating
US4116751A (en) 1975-10-08 1978-09-26 Solomon Zaromb Methods and apparatus for producing unsupported monocrystalline films of silicon and of other materials
GB1542299A (en) * 1976-03-23 1979-03-14 Warner Lambert Co Blade shields
US4053335A (en) 1976-04-02 1977-10-11 International Business Machines Corporation Method of gettering using backside polycrystalline silicon
US4216906A (en) 1976-06-21 1980-08-12 Flow Research, Inc. Method of making high velocity liquid jet
US4074139A (en) * 1976-12-27 1978-02-14 Rca Corporation Apparatus and method for maskless ion implantation
US4108751A (en) * 1977-06-06 1978-08-22 King William J Ion beam implantation-sputtering
US4237601A (en) 1978-10-13 1980-12-09 Exxon Research & Engineering Co. Method of cleaving semiconductor diode laser wafers
JPS55104057A (en) * 1979-02-02 1980-08-09 Hitachi Ltd Ion implantation device
US4255208A (en) * 1979-05-25 1981-03-10 Ramot University Authority For Applied Research And Industrial Development Ltd. Method of producing monocrystalline semiconductor films utilizing an intermediate water dissolvable salt layer
CH640886A5 (en) 1979-08-02 1984-01-31 Balzers Hochvakuum METHOD FOR APPLYING HARD WEAR-RESISTANT COATS ON DOCKS.
US4244348A (en) * 1979-09-10 1981-01-13 Atlantic Richfield Company Process for cleaving crystalline materials
FR2475068B1 (en) * 1980-02-01 1986-05-16 Commissariat Energie Atomique SEMICONDUCTOR DOPING PROCESS
FR2506344B2 (en) * 1980-02-01 1986-07-11 Commissariat Energie Atomique SEMICONDUCTOR DOPING PROCESS
GB2071411B (en) * 1980-03-07 1983-12-21 Philips Electronic Associated Passivating p-n junction devices
EP0191504B1 (en) * 1980-04-10 1989-08-16 Massachusetts Institute Of Technology Method of producing sheets of crystalline material
US4342631A (en) 1980-06-16 1982-08-03 Illinois Tool Works Inc. Gasless ion plating process and apparatus
US4471003A (en) 1980-11-25 1984-09-11 Cann Gordon L Magnetoplasmadynamic apparatus and process for the separation and deposition of materials
FR2501727A1 (en) 1981-03-13 1982-09-17 Vide Traitement PROCESS FOR THE THERMOCHEMICAL TREATMENT OF METALS BY ION BOMBING
US4361600A (en) 1981-11-12 1982-11-30 General Electric Company Method of making integrated circuits
US4412868A (en) 1981-12-23 1983-11-01 General Electric Company Method of making integrated circuits utilizing ion implantation and selective epitaxial growth
US4486247A (en) 1982-06-21 1984-12-04 Westinghouse Electric Corp. Wear resistant steel articles with carbon, oxygen and nitrogen implanted in the surface thereof
FR2529383A1 (en) * 1982-06-24 1983-12-30 Commissariat Energie Atomique MECHANICAL SCANNING TARGET HOLDER USABLE IN PARTICULAR FOR THE IMPLANTATION OF IORIS
FR2537768A1 (en) 1982-12-08 1984-06-15 Commissariat Energie Atomique METHOD AND DEVICE FOR OBTAINING SPATIALLY MODULATED DENSITY PARTICLE BEAMS, APPLICATION TO ION ETCHING AND IMPLANTATION
FR2537777A1 (en) * 1982-12-10 1984-06-15 Commissariat Energie Atomique METHOD AND DEVICE FOR IMPLANTATION OF PARTICLES IN A SOLID
DE3246480A1 (en) 1982-12-15 1984-06-20 Wacker-Chemitronic Gesellschaft für Elektronik-Grundstoffe mbH, 8263 Burghausen METHOD FOR THE PRODUCTION OF SEMICONDUCTOR DISC WITH CUTTING DISC REAR SIDE
US4500563A (en) * 1982-12-15 1985-02-19 Pacific Western Systems, Inc. Independently variably controlled pulsed R.F. plasma chemical vapor processing
US4468309A (en) 1983-04-22 1984-08-28 White Engineering Corporation Method for resisting galling
GB2144343A (en) * 1983-08-02 1985-03-06 Standard Telephones Cables Ltd Optical fibre manufacture
US4567505A (en) * 1983-10-27 1986-01-28 The Board Of Trustees Of The Leland Stanford Junior University Heat sink and method of attaching heat sink to a semiconductor integrated circuit and the like
GB2155024A (en) 1984-03-03 1985-09-18 Standard Telephones Cables Ltd Surface treatment of plastics materials
FR2563377B1 (en) 1984-04-19 1987-01-23 Commissariat Energie Atomique METHOD FOR MANUFACTURING AN INSULATING LAYER BURIED IN A SEMICONDUCTOR SUBSTRATE, BY ION IMPLANTATION
JPS6124240A (en) * 1984-07-13 1986-02-01 Toshiba Corp Semiconductor substrate
US4566403A (en) * 1985-01-30 1986-01-28 Sovonics Solar Systems Apparatus for microwave glow discharge deposition
NL8501773A (en) * 1985-06-20 1987-01-16 Philips Nv METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICES
US4706377A (en) 1986-01-30 1987-11-17 United Technologies Corporation Passivation of gallium arsenide by nitrogen implantation
US4689985A (en) 1986-03-05 1987-09-01 The Babcock & Wilcox Company Calibration impact hammer
JPS62208638A (en) 1986-03-07 1987-09-12 Toshiba Corp Manufacture of semiconductor device
JPS62219636A (en) 1986-03-20 1987-09-26 Hitachi Ltd Semiconductor device
US4837172A (en) * 1986-07-18 1989-06-06 Matsushita Electric Industrial Co., Ltd. Method for removing impurities existing in semiconductor substrate
US4717683A (en) * 1986-09-23 1988-01-05 Motorola Inc. CMOS process
US4764394A (en) 1987-01-20 1988-08-16 Wisconsin Alumni Research Foundation Method and apparatus for plasma source ion implantation
US4847792A (en) * 1987-05-04 1989-07-11 Texas Instruments Incorporated Process and apparatus for detecting aberrations in production process operations
US4846928A (en) * 1987-08-04 1989-07-11 Texas Instruments, Incorporated Process and apparatus for detecting aberrations in production process operations
US4887005A (en) 1987-09-15 1989-12-12 Rough J Kirkwood H Multiple electrode plasma reactor power distribution system
US5015353A (en) * 1987-09-30 1991-05-14 The United States Of America As Represented By The Secretary Of The Navy Method for producing substoichiometric silicon nitride of preselected proportions
DE3803424C2 (en) * 1988-02-05 1995-05-18 Gsf Forschungszentrum Umwelt Method for the quantitative, depth-differential analysis of solid samples
JP2666945B2 (en) * 1988-02-08 1997-10-22 株式会社東芝 Method for manufacturing semiconductor device
US4894709A (en) * 1988-03-09 1990-01-16 Massachusetts Institute Of Technology Forced-convection, liquid-cooled, microchannel heat sinks
US4883561A (en) 1988-03-29 1989-11-28 Bell Communications Research, Inc. Lift-off and subsequent bonding of epitaxial films
US4853250A (en) 1988-05-11 1989-08-01 Universite De Sherbrooke Process of depositing particulate material on a substrate
JP2670623B2 (en) 1988-09-19 1997-10-29 アネルバ株式会社 Microwave plasma processing equipment
US4952273A (en) 1988-09-21 1990-08-28 Microscience, Inc. Plasma generation in electron cyclotron resonance
US4996077A (en) * 1988-10-07 1991-02-26 Texas Instruments Incorporated Distributed ECR remote plasma processing and apparatus
US4891329A (en) * 1988-11-29 1990-01-02 University Of North Carolina Method of forming a nonsilicon semiconductor on insulator structure
US5202095A (en) * 1988-12-27 1993-04-13 Matsushita Electric Industrial Co., Ltd. Microwave plasma processor
US5203960A (en) * 1989-03-09 1993-04-20 Applied Microwave Plasma Concepts, Inc. Method of operation of electron cyclotron resonance plasma source
US5133826A (en) * 1989-03-09 1992-07-28 Applied Microwave Plasma Concepts, Inc. Electron cyclotron resonance plasma source
US5196355A (en) * 1989-04-24 1993-03-23 Ibis Technology Corporation Simox materials through energy variation
US4948458A (en) 1989-08-14 1990-08-14 Lam Research Corporation Method and apparatus for producing magnetically-coupled planar plasma
US5034343A (en) * 1990-03-08 1991-07-23 Harris Corporation Manufacturing ultra-thin wafer using a handle wafer
US5070040A (en) 1990-03-09 1991-12-03 University Of Colorado Foundation, Inc. Method and apparatus for semiconductor circuit chip cooling
DE4114108C1 (en) 1991-04-30 1991-12-19 Schott Glaswerke, 6500 Mainz, De
JP2575545B2 (en) 1990-07-05 1997-01-29 株式会社東芝 Method for manufacturing semiconductor device
US5198371A (en) * 1990-09-24 1993-03-30 Biota Corp. Method of making silicon material with enhanced surface mobility by hydrogen ion implantation
US5102821A (en) * 1990-12-20 1992-04-07 Texas Instruments Incorporated SOI/semiconductor heterostructure fabrication by wafer bonding of polysilicon to titanium
US5206749A (en) * 1990-12-31 1993-04-27 Kopin Corporation Liquid crystal display having essentially single crystal transistors pixels and driving circuits
US5528397A (en) * 1991-12-03 1996-06-18 Kopin Corporation Single crystal silicon transistors for display panels
US5256562A (en) 1990-12-31 1993-10-26 Kopin Corporation Method for manufacturing a semiconductor device using a circuit transfer film
US5258320A (en) 1990-12-31 1993-11-02 Kopin Corporation Single crystal silicon arrayed devices for display panels
US5258325A (en) 1990-12-31 1993-11-02 Kopin Corporation Method for manufacturing a semiconductor device using a circuit transfer film
DE4100526A1 (en) * 1991-01-10 1992-07-16 Wacker Chemitronic DEVICE AND METHOD FOR AUTOMATICALLY SEPARATING STACKED DISCS
IL100910A (en) * 1991-02-12 1994-10-07 Hughes Aircraft Co Evaluation of the extent of wear of articles
JPH04266047A (en) * 1991-02-20 1992-09-22 Fujitsu Ltd Soi type semiconductor device and preparation thereof equivalent to production of a buried layer
US5110748A (en) * 1991-03-28 1992-05-05 Honeywell Inc. Method for fabricating high mobility thin film transistors as integrated drivers for active matrix display
JPH04359518A (en) 1991-06-06 1992-12-11 Nec Corp Manufacture of semiconductor device
JPH05308107A (en) * 1991-07-01 1993-11-19 Sumitomo Electric Ind Ltd Semiconductor device and its manufacture
US5234529A (en) 1991-10-10 1993-08-10 Johnson Wayne L Plasma generating apparatus employing capacitive shielding and process for using such apparatus
JP2726583B2 (en) * 1991-11-18 1998-03-11 三菱マテリアルシリコン株式会社 Semiconductor substrate
DE69333152T2 (en) * 1992-01-30 2004-05-27 Canon K.K. Method of manufacturing a semiconductor substrate
JP3261685B2 (en) * 1992-01-31 2002-03-04 キヤノン株式会社 Semiconductor element substrate and method of manufacturing the same
US5252178A (en) 1992-06-24 1993-10-12 Texas Instruments Incorporated Multi-zone plasma processing method and apparatus
US5404079A (en) * 1992-08-13 1995-04-04 Matsushita Electric Industrial Co., Ltd. Plasma generating apparatus
US5304509A (en) * 1992-08-24 1994-04-19 Midwest Research Institute Back-side hydrogenation technique for defect passivation in silicon solar cells
JP3192000B2 (en) * 1992-08-25 2001-07-23 キヤノン株式会社 Semiconductor substrate and manufacturing method thereof
JP3266163B2 (en) * 1992-10-14 2002-03-18 東京応化工業株式会社 Plasma processing equipment
US5346578A (en) * 1992-11-04 1994-09-13 Novellus Systems, Inc. Induction plasma source
US5234535A (en) 1992-12-10 1993-08-10 International Business Machines Corporation Method of producing a thin silicon-on-insulator layer
US5487785A (en) * 1993-03-26 1996-01-30 Tokyo Electron Kabushiki Kaisha Plasma treatment apparatus
US5413679A (en) * 1993-06-30 1995-05-09 The United States Of America As Represented By The Secretary Of The Navy Method of producing a silicon membrane using a silicon alloy etch stop layer
FR2714524B1 (en) * 1993-12-23 1996-01-26 Commissariat Energie Atomique PROCESS FOR MAKING A RELIEF STRUCTURE ON A SUPPORT IN SEMICONDUCTOR MATERIAL
US5480842A (en) * 1994-04-11 1996-01-02 At&T Corp. Method for fabricating thin, strong, and flexible die for smart cards
US5411592A (en) * 1994-06-06 1995-05-02 Ovonic Battery Company, Inc. Apparatus for deposition of thin-film, solid state batteries
WO1996015550A1 (en) * 1994-11-10 1996-05-23 Lawrence Semiconductor Research Laboratory, Inc. Silicon-germanium-carbon compositions and processes thereof
JP3265493B2 (en) * 1994-11-24 2002-03-11 ソニー株式会社 Method for manufacturing SOI substrate
US5504328A (en) * 1994-12-09 1996-04-02 Sematech, Inc. Endpoint detection utilizing ultraviolet mass spectrometry
US5611855A (en) * 1995-01-31 1997-03-18 Seh America, Inc. Method for manufacturing a calibration wafer having a microdefect-free layer of a precisely predetermined depth
US5603779A (en) * 1995-05-17 1997-02-18 Harris Corporation Bonded wafer and method of fabrication thereof
US5863831A (en) * 1995-08-14 1999-01-26 Advanced Materials Engineering Research, Inc. Process for fabricating semiconductor device with shallow p-type regions using dopant compounds containing elements of high solid solubility
FR2738671B1 (en) * 1995-09-13 1997-10-10 Commissariat Energie Atomique PROCESS FOR PRODUCING THIN FILMS WITH SEMICONDUCTOR MATERIAL
KR0165467B1 (en) * 1995-10-31 1999-02-01 김광호 Wafer debonder and wafer debonding method using the wafer debonder
FR2748850B1 (en) * 1996-05-15 1998-07-24 Commissariat Energie Atomique PROCESS FOR MAKING A THIN FILM OF SOLID MATERIAL AND APPLICATIONS OF THIS PROCESS
US5710057A (en) * 1996-07-12 1998-01-20 Kenney; Donald M. SOI fabrication method
FR2752332B1 (en) * 1996-08-12 1998-09-11 Commissariat Energie Atomique DEVICE FOR PICKING UP WAFERS AND METHOD FOR IMPLEMENTING THE DEVICE
US5753560A (en) * 1996-10-31 1998-05-19 Motorola, Inc. Method for fabricating a semiconductor device using lateral gettering
JP3257624B2 (en) * 1996-11-15 2002-02-18 キヤノン株式会社 Semiconductor member manufacturing method
SG65697A1 (en) * 1996-11-15 1999-06-22 Canon Kk Process for producing semiconductor article
FR2756847B1 (en) * 1996-12-09 1999-01-08 Commissariat Energie Atomique METHOD FOR SEPARATING AT LEAST TWO ELEMENTS OF A STRUCTURE IN CONTACT WITH THEM BY ION IMPLANTATION
US6191007B1 (en) * 1997-04-28 2001-02-20 Denso Corporation Method for manufacturing a semiconductor substrate
US6159824A (en) * 1997-05-12 2000-12-12 Silicon Genesis Corporation Silicon-on-silicon wafer bonding process using a thin film blister-separation method
US6033974A (en) 1997-05-12 2000-03-07 Silicon Genesis Corporation Method for controlled cleaving process
WO1998052216A1 (en) * 1997-05-12 1998-11-19 Silicon Genesis Corporation A controlled cleavage process
US5920764A (en) * 1997-09-30 1999-07-06 International Business Machines Corporation Process for restoring rejected wafers in line for reuse as new
JPH11195775A (en) * 1997-12-26 1999-07-21 Sony Corp Semiconductor substrate, thin-film semiconductor element, manufacture thereof, and anodizing device
US6083324A (en) * 1998-02-19 2000-07-04 Silicon Genesis Corporation Gettering technique for silicon-on-insulator wafers
US5909627A (en) * 1998-05-18 1999-06-01 Philips Electronics North America Corporation Process for production of thin layers of semiconductor material
US6291326B1 (en) * 1998-06-23 2001-09-18 Silicon Genesis Corporation Pre-semiconductor process implant and post-process film separation
US6171965B1 (en) 1999-04-21 2001-01-09 Silicon Genesis Corporation Treatment method of cleaved film for the manufacture of substrates

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5374564A (en) * 1991-09-18 1994-12-20 Commissariat A L'energie Atomique Process for the production of thin semiconductor material films
US5827751A (en) * 1991-12-06 1998-10-27 Picogiga Societe Anonyme Method of making semiconductor components, in particular on GaAs of InP, with the substrate being recovered chemically
US5854123A (en) * 1995-10-06 1998-12-29 Canon Kabushiki Kaisha Method for producing semiconductor substrate
US6020252A (en) * 1996-05-15 2000-02-01 Commissariat A L'energie Atomique Method of producing a thin layer of semiconductor material
US5906951A (en) * 1997-04-30 1999-05-25 International Business Machines Corporation Strained Si/SiGe layers on insulator
US5877070A (en) * 1997-05-31 1999-03-02 Max-Planck Society Method for the transfer of thin layers of monocrystalline material to a desirable substrate
US5882987A (en) * 1997-08-26 1999-03-16 International Business Machines Corporation Smart-cut process for the production of thin semiconductor material films

Cited By (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100090303A1 (en) * 2008-10-10 2010-04-15 Sony Corporation Soi substrate and method for producing the same, solid-state image pickup device and method for producing the same, and image pickup apparatus
US8101999B2 (en) * 2008-10-10 2012-01-24 Sony Corporation SOI substrate and method for producing the same, solid-state image pickup device and method for producing the same, and image pickup apparatus
US20100159676A1 (en) * 2008-12-23 2010-06-24 Imec Method For Manufacturing A Mono-Crystalline Semiconductor Layer on a Substrate
US8293627B2 (en) * 2008-12-23 2012-10-23 Imec Method for manufacturing a mono-crystalline semiconductor layer on a substrate
CN104008963A (en) * 2013-02-22 2014-08-27 国际商业机器公司 Method for facilitating crack initiation during controlled substrate spalling
US20150041853A1 (en) * 2013-08-12 2015-02-12 International Business Machines Corporation Bonded epitaxial oxide structures for compound semiconductor on silicon substrates
US9064789B2 (en) * 2013-08-12 2015-06-23 International Business Machines Corporation Bonded epitaxial oxide structures for compound semiconductor on silicon substrates
US20150303251A1 (en) * 2013-08-12 2015-10-22 International Business Machines Corporation Bonded epitaxial oxide structures for compound semiconductor on silicon substrates
US9704835B2 (en) 2015-01-09 2017-07-11 Silicon Genesis Corporation Three dimensional integrated circuit
US10049915B2 (en) 2015-01-09 2018-08-14 Silicon Genesis Corporation Three dimensional integrated circuit
US10573627B2 (en) 2015-01-09 2020-02-25 Silicon Genesis Corporation Three dimensional integrated circuit
US10804252B2 (en) 2015-01-09 2020-10-13 Silicon Genesis Corporation Three dimensional integrated circuit
US10923459B2 (en) 2015-01-09 2021-02-16 Silicon Genesis Corporation Three dimensional integrated circuit
US11626392B2 (en) 2015-01-09 2023-04-11 Silicon Genesis Corporation Method of forming semiconductor device using range compensating material
US11410984B1 (en) 2021-10-08 2022-08-09 Silicon Genesis Corporation Three dimensional integrated circuit with lateral connection layer
US11901351B2 (en) 2021-10-08 2024-02-13 Silicon Genesis Corporation Three dimensional integrated circuit with lateral connection layer

Also Published As

Publication number Publication date
WO2001011930A2 (en) 2001-02-15
EP1212787A4 (en) 2003-07-16
US20060166472A1 (en) 2006-07-27
US7056808B2 (en) 2006-06-06
WO2001011930A3 (en) 2001-08-30
US20030124815A1 (en) 2003-07-03
AU6905000A (en) 2001-03-05
WO2001011930A9 (en) 2001-09-20
JP2003506883A (en) 2003-02-18
EP1212787B1 (en) 2014-10-08
EP1212787A2 (en) 2002-06-12
EP1939932A1 (en) 2008-07-02
US7378330B2 (en) 2008-05-27

Similar Documents

Publication Publication Date Title
US7378330B2 (en) Cleaving process to fabricate multilayered substrates using low implantation doses
US6500732B1 (en) Cleaving process to fabricate multilayered substrates using low implantation doses
US6544862B1 (en) Particle distribution method and resulting structure for a layer transfer process
US7202124B2 (en) Strained gettering layers for semiconductor processes
US5877070A (en) Method for the transfer of thin layers of monocrystalline material to a desirable substrate
US6790747B2 (en) Method and device for controlled cleaving process
US6991995B2 (en) Method of producing a semiconductor structure having at least one support substrate and an ultrathin layer
US6204151B1 (en) Smoothing method for cleaved films made using thermal treatment
JP3048201B2 (en) Manufacturing method of semiconductor material thin film
EP3189544B1 (en) Method of manufacturing high resistivity silicon-on-insulator substrate
US6171965B1 (en) Treatment method of cleaved film for the manufacture of substrates
US6150239A (en) Method for the transfer of thin layers monocrystalline material onto a desirable substrate
US6321134B1 (en) Clustertool system software using plasma immersion ion implantation
US20080064182A1 (en) Process for high temperature layer transfer
US20020187619A1 (en) Gettering process for bonded SOI wafers
JPH09181011A (en) Manufacturing of semiconductor device material thin film
WO2000063965A1 (en) Treatment method of cleaved film for the manufacture of substrates
US7470600B2 (en) Method and device for controlled cleaving process
JP2023175814A (en) Transfer method of silicon foil layer
TW201140679A (en) Methods for processing silicon on insulator wafers
WO2008088559A1 (en) Method and structure for cleaning surfaces for bonding layer transfer substrates

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION