US20080258256A1 - Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same - Google Patents

Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same Download PDF

Info

Publication number
US20080258256A1
US20080258256A1 US12/099,422 US9942208A US2008258256A1 US 20080258256 A1 US20080258256 A1 US 20080258256A1 US 9942208 A US9942208 A US 9942208A US 2008258256 A1 US2008258256 A1 US 2008258256A1
Authority
US
United States
Prior art keywords
fuse
programming
terminal
fuse link
metal element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US12/099,422
Other versions
US8105886B2 (en
Inventor
Nobuaki Otsuka
Takahiko Sasaki
Shuso Fujii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US12/099,422 priority Critical patent/US8105886B2/en
Publication of US20080258256A1 publication Critical patent/US20080258256A1/en
Application granted granted Critical
Publication of US8105886B2 publication Critical patent/US8105886B2/en
Expired - Fee Related legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H01L23/5256Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Definitions

  • the present invention relates to a semiconductor device as an electrically programmable fuse element to be applied to, e.g., a redundancy circuit of a semiconductor memory, and a method of programming the same.
  • a laser fuse element is conventionally used as a fuse element in a redundancy circuit of a semiconductor memory.
  • a fuse blow step using a laser system prolongs the TAT (Turn Around Time), and this increases the test cost and deteriorates the ease of the test.
  • an electrically programmable fuse element (to be referred to as an e-fuse hereinafter) is developed.
  • the e-fuses are classified into various types such as a type by which a gate oxide film is destroyed, and a type by which a line itself is fused by a current stress. In the following description, an e-fuse using a gate wiring structure will be explained.
  • This e-fuse has two terminals and a fuse link connected between them.
  • the two terminals and fuse link are formed by a CMOS process by using the same material as a gate line. That is, the two terminals and fuse link are made up of, e.g., a polysilicon layer and a silicide layer formed on the polysilicon layer in self-alignment with it.
  • the two terminals are connected to an upper metal layer via contacts and are electrically controllable.
  • the e-fuse is programmed by applying a current stress to the fuse link via the contacts. This programming increases the resistance of the e-fuse.
  • Examples of this e-fuse programming method are methods using physical phenomena called self-agglomeration (self-assemble) and electromigration.
  • Joule heat is generated by supplying an electric current to a fuse element.
  • a salicide layer on a polysilicon layer causes self-agglomeration.
  • the self-agglomeration is a phenomenon in which a metal element agglomerates in, e.g., the triple point of the boundary of the polysilicon crystal.
  • this self-agglomeration occurs, a plurality of regions in which no salicide layer is present on the polysilicon layer are formed.
  • the resistance of the fuse element increases (e.g., reference 1 “A PROM Element Based on Salicide Agglomeration of Poly Fuses in a CMOS Logic Process” IEDM 97, 855-858).
  • a voltage of, e.g., 3.3 V is applied to a fuse element. Joule heat generated by this voltage raises the temperature of the fuse element to a temperature at which electromigration occurs. At this temperature, a metal element forming a salicide layer on a polysilicon layer is localized to the anode terminal by the electromigration. Also, an impurity (dopant) in the polysilicon layer is localized to the anode by the electromigration. This forms a region not doped with the impurity but made of polysilicon alone in the fuse element. Consequently, the resistance of the fuse element increases (e.g., reference 2 “Electrically Programmable Fuse (eFUSE) Using Electromigration in Silicides” IEEE Electron Device Letters, Vol. 23, No. 9, September 2002).
  • an electric current of, e.g., 7 mA must be supplied for 200 ⁇ s in order to localize the metal element and the impurity element in the polysilicon layer to one of the two terminals by electromigration.
  • fuse elements are individually programmed. Accordingly, if programming one fuse element requires 200 ⁇ s, programming n fuse elements requires n ⁇ 200 ⁇ s.
  • an electric current of 7 mA must be kept supplied during the programming. This prolongs the fuse element programming time, and also increases the current consumption.
  • a semiconductor device comprising a first terminal, a second terminal, and a fuse link formed between the first and second terminals, wherein the first and second terminals have a polysilicon layer and a layer formed on the polysilicon layer and containing a metal element, and at least a portion of the fuse link is an amorphous silicon layer.
  • a semiconductor device comprising a first terminal, a second terminal, and a fuse link formed between the first and second terminals, wherein the first and second terminals and fuse link have a polysilicon layer and a layer formed on the polysilicon layer and containing a metal element, and at least a portion of the fuse link changes into an amorphous silicon layer.
  • a method of programming a semiconductor device in which the semiconductor device comprises first and second terminals, and a fuse link formed between the first and second terminals, the first and second terminals and fuse link having a polysilicon layer and a layer formed on the polysilicon layer and containing a metal element, and the method comprises supplying an electric current to the fuse link, thereby fusing the polysilicon layer in at least a portion of the fuse link, and localizing the metal element to a portion of the fused polysilicon layer, which is near the first terminal.
  • FIG. 1 is a plan view showing the first embodiment of the present invention
  • FIG. 2 is a sectional view taken along a line 2 - 2 in FIG. 1 ;
  • FIG. 3 is a circuit diagram showing an example of a circuit for programming an e-fuse shown in FIG. 2 ;
  • FIG. 4 is a view showing examples of e-fuses applied to embodiments of the present invention.
  • FIG. 5 is a sectional view showing a programming operation of the e-fuse shown in FIGS. 1 and 2 ;
  • FIG. 6 is a sectional view showing the state of the e-fuse shown in FIGS. 1 and 2 after programming;
  • FIG. 7 is a transmission electron micrograph showing a MOS transistor before programming
  • FIG. 8 is a transmission electron micrograph showing the MOS transistor after programming
  • FIGS. 9A and 9B are graphs showing the results of analysis, performed using an energy dispersion type X-ray spectrometer (EDS), of the cobalt concentration distribution in a programmed e-fuse;
  • EDS energy dispersion type X-ray spectrometer
  • FIG. 10 is a graph showing the result of analysis, performed by an energy dispersion type X-ray spectrometer (EDS), of the chlorine ion concentration distribution in the programmed e-fuse;
  • EDS energy dispersion type X-ray spectrometer
  • FIGS. 11A and 11B are graphs each showing the concentration of cobalt localized to the cathode
  • FIG. 12A shows a transmission electron micrograph of a programmed e-fuse
  • FIG. 12B shows photographs of TEM electron beam diffraction images of the crystal states of corresponding portions in FIG. 12A ;
  • FIG. 13 is a graph showing the relationship between a gate voltage Vg of the MOS transistor shown in FIG. 3 and a programming voltage Vprog;
  • FIG. 14 is a plan view showing the second embodiment of the present invention.
  • FIG. 15 is a view showing the relationship between the voltage and electric current in each portion when programming is performed in FIG. 14 ;
  • FIG. 16 is a view showing the relationship between the voltage and electric current in each portion when data read is performed in FIG. 14 ;
  • FIG. 17 is a plan view showing a modification of the second embodiment
  • FIG. 18 is a view showing the relationship between the voltage and electric current in each portion when programming is performed in FIG. 17 ;
  • FIG. 19 is a view showing the relationship between the voltage and electric current in each portion when data read is performed in FIG. 17 ;
  • FIG. 20 is a plan view showing the third embodiment of the present invention.
  • FIG. 21 is a plan view showing the first modification of the third embodiment
  • FIG. 22 is a plan view showing the second modification of the third embodiment
  • FIG. 23 is a plan view showing the third modification of the third embodiment
  • FIG. 24 is a plan view showing the fourth modification of the third embodiment.
  • FIG. 25 is a circuit diagram showing an example in which the e-fuse having the arrangement of the first or second embodiment is applied to a redundancy circuit of a semiconductor memory.
  • FIGS. 1 and 2 illustrate the first embodiment.
  • An e-fuse 11 is made up a first terminal N 1 , a second terminal N 2 , and a fuse link FL connected between the first and second terminals N 1 and N 2 .
  • the first and second terminals N 1 and N 2 and fuse link FL are made of the same material as the gate electrode of a MOS transistor. That is, as shown in FIG. 2 , a silicon oxide film 10 is formed on a semiconductor substrate (sub) 12 .
  • the first and second terminals N 1 and N 2 and fuse link FL are formed by a polysilicon layer 13 , and a silicide layer 14 (to be referred to as a salicide layer hereinafter) is formed on the polysilicon layer 13 in self-alignment with it.
  • a metal element forming the salicide layer 14 is, e.g., cobalt. However, it is also possible to use, e.g., titanium, nickel, or tungsten, instead of cobalt.
  • the first terminal N 1 is connected to a line 16 via a plurality of contacts 15 formed in the salicide layer 14 .
  • the second terminal N 2 is connected to a line 18 via a plurality of contacts 17 formed in the salicide layer 14 .
  • the contacts 15 and 17 are made of a metal having a melting point higher than those of the metal elements forming the salicide layer 14 and polysilicon layer 13 .
  • the salicide layer 14 is made of cobalt, so the contacts 15 and 17 are made of tungsten or the like, and the lines 16 and 18 are made of aluminum or copper.
  • FIG. 3 shows an example of a circuit configuration for programming the e-fuse 11 having the above arrangement.
  • a programming voltage Vprog is supplied to one end of the e-fuse 11 .
  • the other end of the e-fuse 11 is connected to one end of an n-channel MOS transistor 19 .
  • the other end of the MOS transistor 19 is grounded.
  • the gate electrode of the MOS transistor 19 is connected to a pulse generator 20 which supplies a voltage Vg to this gate electrode.
  • the thickness of the polysilicon layer 13 is, e.g., 0.175 ⁇ m, and the thickness of the salicide layer 14 is, e.g., 0.02 ⁇ m. Also, the polysilicon layer 13 is not doped with either an n- or p-type impurity. Therefore, the specific resistance is high.
  • FIG. 4 shows the relationship between a width W and length L of the fuse link FL and a resistance R and the like.
  • the MOS transistor 19 is turned on by a pulse signal output from the pulse generator 20 , and an electric current is supplied to the e-fuse 11 .
  • the e-fuse 11 rapidly cools down. This changes the properties of the crystal in the e-fuse 11 .
  • the material is amorphous between the localized cobalt 14 a and the anode (+) (indicated by points A and B), and the material is polycrystalline between the localized cobalt and the cathode ( ⁇ ) (indicated by points C and D). This change in properties will be explained in detail later.
  • FIGS. 7 and 8 are photographs taken by a TEM (Transmission Electron Microscope) and showing changes in properties of the e-fuse 11 before and after programming.
  • FIG. 7 shows the gate electrode of the MOS transistor 9 .
  • a black layer on a polysilicon layer forming the gate electrode is a salicide layer.
  • STI Silicon Trench Isolation
  • the gate electrode is covered with a silicon nitride film (SiN) as an insulting film.
  • SiN silicon nitride film
  • FIG. 8 shows the e-fuse 11 after programming.
  • the salicide layer present on the polysilicon layer disappears, and the salicide layer is localized to the vicinity of the cathode. Black portions in the photograph are regions where cobalt exists. Fusion caused by heat during programming also changes the properties of the silicon nitride layer present on the salicide layer before programming and the properties of the boundary surface between the polysilicon layer and a silicon oxide film (SiO 2 ) before programming.
  • FIGS. 9A and 9B illustrate the results of analysis, performed using an energy dispersion type X-ray spectrometer (EDS), of the cobalt concentration distribution in the e-fuse 11 after programming.
  • Point numbers plotted on the abscissa in each of FIGS. 9A and 9B correspond to point numbers shown in FIG. 8 .
  • cobalt forming the salicide layer present on the polysilicon layer 13 before programming is localized to the cathode after programming.
  • FIG. 10 shows the distribution of chlorine ions (Cl) mixed in the polysilicon layer 13 during the fabrication process of the e-fuse 11 .
  • chlorine ions as negative ions are localized to the anode.
  • this phenomenon is caused by drift by the electric field, unlike the phenomenon caused by electromigration in reference 2 described earlier.
  • FIGS. 11A and 11B illustrate the concentrations of cobalt localized to the cathode.
  • FIG. 11A corresponds to point number 12 shown in FIG. 8
  • FIG. 11B corresponds to point number 14 shown in FIG. 8 .
  • cobalt distributes almost evenly in the direction of depth of the fuse link FL. This indicates that the cobalt element drifts by the electric field when the polysilicon layer 13 fuses during programming.
  • FIG. 12A shows a TEM photograph of the e-fuse 11 after programming
  • FIG. 12B shows TEM electron beam diffraction images of the e-fuse 11 after programming.
  • Reference symbol E denotes an electron beam diffraction image of single-crystal silicon. Many bright points are observed as a result of electron interference caused by lattice periodicity. Since a polycrystalline material has slight periodicity, electron beam diffraction images as indicated by C and D are obtained. An amorphous material has no periodicity, so only one bright but blurred point is present in each image.
  • the polysilicon layer 13 of the e-fuse 11 before programming is polycrystalline. Referring to FIGS.
  • regions indicated by the points A and B are amorphous between the localized cobalt in the fuse link FL and the anode (+). This indicates that polysilicon which has fused into a liquid is rapidly cooled into a solid.
  • FIG. 13 shows the relationship between the gate voltage Vg of the MOS transistor 19 shown in FIG. 3 and the programming voltage Vprog.
  • the MOS transistor 19 was turned on to allow an electric current to flow through the e-fuse 11 . Since the pulse generator 20 used in the measurements had a low current supply capability, the programming voltage Vprog slightly dropped when an electric current flowed through the element.
  • the e-fuse 11 when the MOS transistor 19 was turned on for the first time, the e-fuse 11 was not programmed and had a low resistance and hence allowed an electric current to flow. Since the electric current flowed, the programming voltage Vprog dropped from 3.5 V to 2.9 V. While the gate voltage Vg was supplied, the e-fuse 11 kept its low resistance. When the gate voltage Vg was set at 0 V after that, no electric current flowed through the e-fuse 11 any longer, so the programming voltage Vprog stopped dropping. Even when the MOS transistor 19 was turned on again in 5 ⁇ s, the programming voltage Vprog did not drop. This shows that the resistance of the e-fuse 11 rose to allow no electric current to flow. That is, the e-fuse 11 was programmed and its resistance value was raised after the programming voltage Vprog was applied for the first time and before the programming voltage Vprog was applied for the second time.
  • Electric currents flowing through the e-fuse 11 before and after programming under the above conditions are as shown in FIG. 4 . That is, the current value before programming is substantially 1 to 4 mA. By contrast, the current value after programming is 0.1 ⁇ A in each sample shown in FIG. 4 . Since this value is the measurement limit, the actual electric current is presumably 0.1 ⁇ A or less. From this current value after programming, the resistance value of the e-fuse 11 after programming is probably about 35 M ⁇ or more.
  • the e-fuse 11 when an electric current is supplied between the first and second terminals N 1 and N 2 during programming, the polysilicon 13 melts, and the metal element forming the salicide layer 14 drifts by the electric field and is localized to one of the first and second terminals N 1 and N 2 . Therefore, the e-fuse 11 exhibits a high resistance after programming.
  • the time during which the polysilicon 13 melts and the metal element drifts by the electric field is 5 ⁇ s or less. This makes high-speed programming possible. Since the programming time of one e-fuse is short, a time required to program a plurality of e-fuses can be reduced.
  • An electric current flowing through one e-fuse during programming is about 10 mA, which is the same as an electric current required to program any conventional e-fuse.
  • the programming time is shorter than that for any conventional e-fuse, and this can greatly reduce the current consumption required for programming.
  • the polysilicon layer 13 is not doped with either an n- or p-type impurity.
  • the same effects as when the polysilicon layer 13 is undoped can be obtained even when the polysilicon layer 13 is doped with an n-type impurity and/or p-type impurity.
  • FIGS. 14 to 19 illustrate the second embodiment.
  • the same reference numerals as in FIGS. 1 and 2 denote the same parts.
  • the e-fuse described above is programmed only once. However, if the fuse link FL melts again, the localized cobalt becomes movable in the fuse link FL again, and this varies the resistance value of the fuse link FL. If the resistance value of the e-fuse thus varies, data of the e-fuse changes to deteriorate the reliability.
  • Data is read from the e-fuse by allowing a read current to flow through the e-fuse, and detecting a change in resistance value as a change in current value.
  • data read is repetitively performed a number of times, while programming is performed only once. This largely extends the total time during which the read current flows. Accordingly, if the localized cobalt becomes movable, albeit slightly, owing to process variations or the use environment of fuse data read, the resistance value of the e-fuse changes to change data to be discriminated, thereby posing the problem of reliability.
  • an electric current flows in different current paths of an e-fuse during programming and data read of the e-fuse, thereby preventing the movement of a localized metal element and improving the reliability.
  • contacts 21 are connected onto a fuse link FL, and a third terminal N 3 is connected via the contacts 21 .
  • the connecting position of the third terminal N 3 is shifted from a central portion in the longitudinal direction of the fuse link FL toward a second terminal N 2 to which cobalt as a metal element forming a salicide layer is localized after programming.
  • the contacts 21 are made of a metal, e.g., tungsten, having a melting point higher than that of cobalt.
  • FIG. 15 shows the relationship between the voltage and electric current in each portion during programming.
  • a first terminal N 1 is an anode
  • the second terminal N 2 is a cathode
  • the third terminal N 3 is open.
  • an electric current flows from the first terminal N 1 to the second terminal N 2 as indicated by the arrow in FIG. 15 , and cobalt is localized to the second terminal N 2 as described above.
  • a salicide layer disappears upon programming from a region between the connecting portion of the contacts 21 and the first terminal N 1 . As a consequence, this region has a high resistance.
  • FIG. 16 shows the relationship between the voltage and electric current in each portion during data read. That is, during data read, the first terminal N 1 is an anode, the third terminal N 3 is a cathode, and the second terminal N 2 is open.
  • the resistance of the fuse link FL between the first terminal N 1 and contacts 21 changes in accordance with the presence/absence of programming. This also changes an electric current which flows during data read.
  • an electric current flows from the first terminal N 1 to the third terminal N 3 as indicated by the arrow in FIG. 16 , and data is read out.
  • the second terminal N 2 Since the second terminal N 2 is open, no electric current flows between the contacts 21 and second terminal N 2 , and no electric field is applied between them. Accordingly, cobalt localized to the second terminal N 2 can be prevented from moving by heat generated by an electric current or by an electric field;
  • FIGS. 17 to 19 illustrate a modification of the second embodiment.
  • a third terminal N 3 is formed above a fuse link FL via contacts 21 .
  • the third terminal N 3 is formed in the same plane as the fuse link FL. That is, the third terminal N 3 is connected via a branched portion 31 which is branched from the fuse link FL. Similar to FIG. 14 , the formation position of the branched portion 31 is shifted from a central portion in the longitudinal direction of the fuse link FL toward a second terminal N 2 to which cobalt as a metal element is localized.
  • the third terminal N 3 and branched portion 31 are made up of a polysilicon layer and a salicide layer formed on it. Therefore, the third terminal N 3 and branched portion 31 can be formed by the same process as for the first and second terminals N 1 and N 2 and fuse link FL. A plurality of contacts 32 are formed on the third terminal N 3 .
  • FIG. 18 shows the relationship between the voltage and electric current in each portion during programming.
  • the first terminal N 1 is an anode
  • the second terminal N 2 is a cathode
  • the third terminal N 3 is open.
  • an electric current flows from the first terminal N 1 to the second terminal N 2 as indicated by the arrow in FIG. 18 , and cobalt is localized to the second terminal N 2 as described above.
  • a salicide layer disappears upon programming from a region between the connecting portion of the branched portion 31 and the first terminal N 1 . As a consequence, this region has a high resistance.
  • FIG. 19 shows the relationship between the voltage and electric current in each portion during data read. That is, during data read, the first terminal N 1 is an anode, the third terminal N 3 is a cathode, and the second terminal N 2 is open.
  • an electric current flows from the first terminal N 1 to the third terminal N 3 as indicated by the arrow in FIG. 19 , and data is read out. Also, no electric current flows through the localized metal element, and no electric field is applied to it. Therefore, the movement of the localized metal element can be prevented.
  • the e-fuse 11 has different current paths for programming and data read. This makes it possible to prevent an electric current from flowing through the localized metal element, and prevent an electric field from being applied to the localized metal element during data read. Therefore, the metal element localized to the second terminal N 2 upon programming can be prevented from moving again in the fuse link FL to change the resistance value during data read. As a consequence, the reliability of the e-fuse can be improved.
  • the formation position of the third terminal N 3 is shifted from the central portion of the fuse link toward the second terminal N 2 .
  • the formation position of the third terminal N 3 need only be determined on the basis of the electric charge of a metal element forming a salicide layer and the polarity of a voltage to be applied to the first and second terminals. That is, the third terminal need only be formed on the side to which the metal element is to be localized.
  • FIGS. 20 to 24 illustrate the third embodiment.
  • the e-fuse 11 explained in the first embodiment must have a large resistance ratio before and after programming, and it is essential to form a region from which the salicide layer disappears after programming. However, the moment the supply of a voltage is shut off after programming the Coulomb force which has localized a metal element disappears, so the metal element starts diffusing. If the temperature of the fuse link FL lowers slowly and the diffusion time of the metal element is shorter than the setting time of the fuse link FL, the metal element diffuses in the fuse link FL, and no high resistance ratio can be obtained any longer before and after programming. This may deteriorate the reliability of the e-fuse.
  • the temperature of a fuse link is lowered and the fuse link is set before a localized metal element diffuses.
  • FIG. 20 shows an example in which the area of a first terminal N 1 opposite to a second terminal N 2 to which a metal element is localized during programming is increased. That is, the area of the first terminal N 1 is larger than the area of a fuse link FL.
  • a polysilicon layer in the fuse link FL fuses.
  • the metal element is a cation. Therefore, this metal ion is drawn to the negatively charged second terminal N 2 by the Coulomb force and localized to the second terminal N 2 .
  • the temperature of the fuse link FL lowers.
  • the first terminal N 1 having the area larger than that of the fuse link FL is in contact with, e.g., a surrounding insulating film in a large area. This makes the heat radiation rate of the first terminal N 1 higher than that of the fuse link FL.
  • the temperature of the fuse link FL near the first terminal N 1 lowers faster than the temperature of the fuse link FL near the second terminal N 2 . This makes it possible to prevent the localized metal element from diffusing in the fuse link FL again, and thereby hold a high resistance value of the fuse link FL.
  • FIG. 21 shows the first modification of the third embodiment.
  • the areas of first and second terminals N 1 and N 2 are equal.
  • the number of contacts 15 connected to the first terminal N 1 is larger than the number of contacts 17 connected to the second terminal N 2 . That is, the number of contacts connected to a terminal opposite to a terminal to which a metal element is localized after programming is larger than the number of contacts connected to the terminal to which the metal element is localized.
  • the contacts 15 are connected to a line 16 . This makes the thermal conductivity of the first terminal N 1 higher than that of the second terminal N 2 .
  • the heat of a fuse link FL is radiated to a surrounding insulating film and is also released through the contacts 15 having a high thermal conductivity. Therefore, the temperature of the fuse link FL near the first terminal N 1 lowers faster than the temperature of the fuse link FL near the second terminal N 2 . This makes it possible to prevent the localized metal element from diffusing in the fuse link FL again, and thereby hold a high resistance value of the fuse link FL.
  • FIG. 22 shows the second modification of the third embodiment.
  • the width of a region 41 of a fuse link FL near a first terminal N 1 is larger than the width of a region of the fuse link FL near a second terminal N 2 . That is, the width of the fuse link is gradually increased from the second terminal N 2 to which a metal element is localized after programming toward the first terminal N 1 opposite to the second terminal N 2 .
  • the wide region 41 of the fuse link FL is in contact with a surrounding insulating film in a large area. This increases the heat radiation rate.
  • the heat radiation rate in the region 41 of the fuse link FL is higher than that of the other region of the fuse link FL. Therefore, the temperature of the first terminal N 1 lowers faster than that of the second terminal N 2 . This makes it possible to prevent the localized metal element from diffusing in the fuse link FL again, and thereby hold a high resistance value of the fuse link FL.
  • FIG. 23 shows the third modification of the third embodiment.
  • the areas of lines connected to first and second terminals N 1 and N 2 are different. That is, referring to FIG. 23 , the area of a line 16 connected to contacts 15 connected to the first terminal N 1 is larger than that of a line 18 connected to contacts 17 connected to the second terminal N 2 . That is, the area of the line connected to the terminal opposite to the terminal to which a metal element is localized after programming is increased. Therefore, the line 16 extends over a fuse link FL.
  • the lines 16 and 18 are made of a material, e.g., copper, having a high thermal conductivity.
  • the heat of the fuse link FL is radiated to the lines 16 and 18 via the contacts 15 and 17 .
  • This heat is also radiated to the lines 16 and 18 via an insulating film (not shown). Since the area in which the line 16 overlaps the fuse link FL is larger than the area in which the line 18 overlaps the fuse link FL, the heat radiation rate of the first terminal N 1 is higher than that of the second terminal N 2 . Accordingly, it is possible to rapidly radiate heat from a region from which a metal element forming a salicide layer has disappeared, and hold a high resistance value of the fuse link FL.
  • FIG. 24 shows the fourth modification of the third embodiment.
  • a contact 51 as a third terminal is connected to a central portion of a fuse link FL.
  • voltages supplied to first and second terminals N 1 and N 2 and the contact 51 are changed to control the cooling rate of the fuse link FL in each portion.
  • a programming voltage V 1 is supplied between the first and second terminals N 1 and N 2 to localize a metal element to the vicinity of the second terminal N 2 .
  • the voltage V 1 is shut off while a voltage V 2 is applied between the second terminal N 2 and contact 51 . Since no voltage is applied between the first terminal N 1 and contact 51 , no electric current flows between them. Therefore, the generation of Joule heat stops between the first terminal N 1 and contact 51 , and the temperature starts dropping by natural heat radiation.
  • the application of the voltage V 2 is stopped at the timing at which the temperature of the fuse link FL becomes lower than the melting point of polysilicon and the fuse link FL sets. Since the region between the first terminal N 1 and contact 51 from which a metal element forming a salicide layer has disappeared has already set, the metal element does not diffuse in this region again. Accordingly, a high resistance value of the fuse link FL can be held.
  • the temperature of the fuse link FL near the first terminal N 1 opposite to the second terminal N 2 is rapidly lowered. This makes it possible to prevent the localized metal element from diffusing in the fuse link FL again, and maintain the reliability of the e-fuse.
  • FIG. 25 shows a circuit in which the e-fuse having the arrangement explained in the first or second embodiment is applied to, e.g., a semiconductor memory.
  • Each memory MC is made up of the e-fuse and a MOS transistor.
  • the memory cells MC are arranged in a matrix manner.
  • the gate of each MOS transistor is connected to a corresponding word line WL, and one end of a current path of each MOS transistor is connected to a corresponding bit line BL.
  • the word lines WL are connected to a row decoder 61
  • the bit lines BL are connected to a column decoder 62 .
  • a word line and bit line selected by the row decoder 61 and column decoder 62 are driven to program a corresponding memory cell MC.
  • the e-fuse of each embodiment has a short programming time. Therefore, even when a large number of memory cells are programmed, the whole programming time can be reduced. In addition, since an electric current required to program one e-fuse is small, the total current consumption can be reduced even when a large number of program cells are programmed.
  • the salicide layer is formed on the polysilicon layer.
  • the present invention is not limited to this arrangement, and the same effects as in the first to third embodiments can be obtained by forming a metal layer on the polysilicon layer.

Abstract

A fuse link is formed between first and second terminals. The first and second terminals and fuse link have a polysilicon layer and a layer formed on the polysilicon layer and containing a metal element. At least a portion of the fuse link is an amorphous silicon layer.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application is a divisional of U.S. application Ser. No. 10/851,143, filed May 24, 2004, and is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2004-054910, filed Feb. 27, 2004, the entire contents of both of which are incorporated herein by reference.
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention
  • The present invention relates to a semiconductor device as an electrically programmable fuse element to be applied to, e.g., a redundancy circuit of a semiconductor memory, and a method of programming the same.
  • 2. Description of the Related Art
  • A laser fuse element is conventionally used as a fuse element in a redundancy circuit of a semiconductor memory. Unfortunately, a fuse blow step using a laser system prolongs the TAT (Turn Around Time), and this increases the test cost and deteriorates the ease of the test. To solve these problems, an electrically programmable fuse element (to be referred to as an e-fuse hereinafter) is developed. The e-fuses are classified into various types such as a type by which a gate oxide film is destroyed, and a type by which a line itself is fused by a current stress. In the following description, an e-fuse using a gate wiring structure will be explained.
  • This e-fuse has two terminals and a fuse link connected between them. The two terminals and fuse link are formed by a CMOS process by using the same material as a gate line. That is, the two terminals and fuse link are made up of, e.g., a polysilicon layer and a silicide layer formed on the polysilicon layer in self-alignment with it. The two terminals are connected to an upper metal layer via contacts and are electrically controllable. The e-fuse is programmed by applying a current stress to the fuse link via the contacts. This programming increases the resistance of the e-fuse.
  • Examples of this e-fuse programming method are methods using physical phenomena called self-agglomeration (self-assemble) and electromigration.
  • In the method using self-agglomeration, Joule heat is generated by supplying an electric current to a fuse element. When this heat makes the temperature of the fuse element higher than the temperature of salicide formation, a salicide layer on a polysilicon layer causes self-agglomeration. The self-agglomeration is a phenomenon in which a metal element agglomerates in, e.g., the triple point of the boundary of the polysilicon crystal. When this self-agglomeration occurs, a plurality of regions in which no salicide layer is present on the polysilicon layer are formed. As a consequence, the resistance of the fuse element increases (e.g., reference 1 “A PROM Element Based on Salicide Agglomeration of Poly Fuses in a CMOS Logic Process” IEDM 97, 855-858).
  • On the other hand, in the method using electromigration, a voltage of, e.g., 3.3 V is applied to a fuse element. Joule heat generated by this voltage raises the temperature of the fuse element to a temperature at which electromigration occurs. At this temperature, a metal element forming a salicide layer on a polysilicon layer is localized to the anode terminal by the electromigration. Also, an impurity (dopant) in the polysilicon layer is localized to the anode by the electromigration. This forms a region not doped with the impurity but made of polysilicon alone in the fuse element. Consequently, the resistance of the fuse element increases (e.g., reference 2 “Electrically Programmable Fuse (eFUSE) Using Electromigration in Silicides” IEEE Electron Device Letters, Vol. 23, No. 9, September 2002).
  • According to reference 2, in the fuse element using electromigration described above, an electric current of, e.g., 7 mA must be supplied for 200 μs in order to localize the metal element and the impurity element in the polysilicon layer to one of the two terminals by electromigration. Generally, it is difficult to simultaneously cut a large number of e-fuses, because programming requires an electric current of the mA order. Normally, therefore, fuse elements are individually programmed. Accordingly, if programming one fuse element requires 200 μs, programming n fuse elements requires n×200 μs. In addition, an electric current of 7 mA must be kept supplied during the programming. This prolongs the fuse element programming time, and also increases the current consumption.
  • BRIEF SUMMARY OF THE INVENTION
  • According to a first aspect of the invention, there is provided a semiconductor device comprising a first terminal, a second terminal, and a fuse link formed between the first and second terminals, wherein the first and second terminals have a polysilicon layer and a layer formed on the polysilicon layer and containing a metal element, and at least a portion of the fuse link is an amorphous silicon layer.
  • According to a second aspect of the invention, there is provided a semiconductor device comprising a first terminal, a second terminal, and a fuse link formed between the first and second terminals, wherein the first and second terminals and fuse link have a polysilicon layer and a layer formed on the polysilicon layer and containing a metal element, and at least a portion of the fuse link changes into an amorphous silicon layer.
  • According to a third aspect of the invention, there is provided a method of programming a semiconductor device, in which the semiconductor device comprises first and second terminals, and a fuse link formed between the first and second terminals, the first and second terminals and fuse link having a polysilicon layer and a layer formed on the polysilicon layer and containing a metal element, and the method comprises supplying an electric current to the fuse link, thereby fusing the polysilicon layer in at least a portion of the fuse link, and localizing the metal element to a portion of the fused polysilicon layer, which is near the first terminal.
  • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING
  • FIG. 1 is a plan view showing the first embodiment of the present invention;
  • FIG. 2 is a sectional view taken along a line 2-2 in FIG. 1;
  • FIG. 3 is a circuit diagram showing an example of a circuit for programming an e-fuse shown in FIG. 2;
  • FIG. 4 is a view showing examples of e-fuses applied to embodiments of the present invention;
  • FIG. 5 is a sectional view showing a programming operation of the e-fuse shown in FIGS. 1 and 2;
  • FIG. 6 is a sectional view showing the state of the e-fuse shown in FIGS. 1 and 2 after programming;
  • FIG. 7 is a transmission electron micrograph showing a MOS transistor before programming;
  • FIG. 8 is a transmission electron micrograph showing the MOS transistor after programming;
  • FIGS. 9A and 9B are graphs showing the results of analysis, performed using an energy dispersion type X-ray spectrometer (EDS), of the cobalt concentration distribution in a programmed e-fuse;
  • FIG. 10 is a graph showing the result of analysis, performed by an energy dispersion type X-ray spectrometer (EDS), of the chlorine ion concentration distribution in the programmed e-fuse;
  • FIGS. 11A and 11B are graphs each showing the concentration of cobalt localized to the cathode;
  • FIG. 12A shows a transmission electron micrograph of a programmed e-fuse, and
  • FIG. 12B shows photographs of TEM electron beam diffraction images of the crystal states of corresponding portions in FIG. 12A;
  • FIG. 13 is a graph showing the relationship between a gate voltage Vg of the MOS transistor shown in FIG. 3 and a programming voltage Vprog;
  • FIG. 14 is a plan view showing the second embodiment of the present invention;
  • FIG. 15 is a view showing the relationship between the voltage and electric current in each portion when programming is performed in FIG. 14;
  • FIG. 16 is a view showing the relationship between the voltage and electric current in each portion when data read is performed in FIG. 14;
  • FIG. 17 is a plan view showing a modification of the second embodiment;
  • FIG. 18 is a view showing the relationship between the voltage and electric current in each portion when programming is performed in FIG. 17;
  • FIG. 19 is a view showing the relationship between the voltage and electric current in each portion when data read is performed in FIG. 17;
  • FIG. 20 is a plan view showing the third embodiment of the present invention;
  • FIG. 21 is a plan view showing the first modification of the third embodiment;
  • FIG. 22 is a plan view showing the second modification of the third embodiment;
  • FIG. 23 is a plan view showing the third modification of the third embodiment;
  • FIG. 24 is a plan view showing the fourth modification of the third embodiment; and
  • FIG. 25 is a circuit diagram showing an example in which the e-fuse having the arrangement of the first or second embodiment is applied to a redundancy circuit of a semiconductor memory.
  • DETAILED DESCRIPTION OF THE INVENTION
  • Embodiments of the present invention will be described below with reference to the accompanying drawings.
  • FIGS. 1 and 2 illustrate the first embodiment. An e-fuse 11 is made up a first terminal N1, a second terminal N2, and a fuse link FL connected between the first and second terminals N1 and N2. The first and second terminals N1 and N2 and fuse link FL are made of the same material as the gate electrode of a MOS transistor. That is, as shown in FIG. 2, a silicon oxide film 10 is formed on a semiconductor substrate (sub) 12. On the silicon oxide film 10, the first and second terminals N1 and N2 and fuse link FL are formed by a polysilicon layer 13, and a silicide layer 14 (to be referred to as a salicide layer hereinafter) is formed on the polysilicon layer 13 in self-alignment with it. A metal element forming the salicide layer 14 is, e.g., cobalt. However, it is also possible to use, e.g., titanium, nickel, or tungsten, instead of cobalt. The first terminal N1 is connected to a line 16 via a plurality of contacts 15 formed in the salicide layer 14. The second terminal N2 is connected to a line 18 via a plurality of contacts 17 formed in the salicide layer 14. The contacts 15 and 17 are made of a metal having a melting point higher than those of the metal elements forming the salicide layer 14 and polysilicon layer 13. In this embodiment, the salicide layer 14 is made of cobalt, so the contacts 15 and 17 are made of tungsten or the like, and the lines 16 and 18 are made of aluminum or copper.
  • FIG. 3 shows an example of a circuit configuration for programming the e-fuse 11 having the above arrangement. A programming voltage Vprog is supplied to one end of the e-fuse 11. The other end of the e-fuse 11 is connected to one end of an n-channel MOS transistor 19. The other end of the MOS transistor 19 is grounded. The gate electrode of the MOS transistor 19 is connected to a pulse generator 20 which supplies a voltage Vg to this gate electrode.
  • In the fuse link FL, the thickness of the polysilicon layer 13 is, e.g., 0.175 μm, and the thickness of the salicide layer 14 is, e.g., 0.02 μm. Also, the polysilicon layer 13 is not doped with either an n- or p-type impurity. Therefore, the specific resistance is high.
  • FIG. 4 shows the relationship between a width W and length L of the fuse link FL and a resistance R and the like.
  • The MOS transistor 19 is turned on by a pulse signal output from the pulse generator 20, and an electric current is supplied to the e-fuse 11. The voltage Vg supplied to the gate of the MOS transistor 19 and a period T of the pulse signal are, for example, Vg=2.5 V and T=5 μs. Also, the programming voltage Vprog of the e-fuse 11 is Vprog=3.5 V.
  • When the MOS transistor 19 is turned on, an electric current is supplied to the e-fuse 11. Since the non-doped polysilicon layer 13 has a large resistance value, the electric current primarily flows through the salicide layer 14 in the initial stages of power supply. In this state, Joule heat is generated by the fuse link FL. When this heat reaches about 1,400° C., the polysilicon layer 13 fuses.
  • As shown in FIG. 5, when the polysilicon layer 13 fuses, cobalt in the salicide layer 14 is ionized into positive ions. These positive ions drift and are drawn to the cathode by the electric field, so cobalt is localized to the cathode (reference numeral 14 a denotes the localized cobalt). When the electric current to the e-fuse 11 is shut off, the supply of the Joule heat is also shut off, so the e-fuse 11 cools down to set again. When the e-fuse 11 cools down before cobalt starts diffusing from the vicinity of the cathode, as shown in FIG. 6, a fuse link FL including a high-resistance region not containing cobalt is formed. As a consequence, the resistance of the e-fuse 11 itself rises.
  • Also, after the electric current to the e-fuse 11 is shut off, the e-fuse 11 rapidly cools down. This changes the properties of the crystal in the e-fuse 11. In the fuse link FL as shown in FIG. 6, the material is amorphous between the localized cobalt 14 a and the anode (+) (indicated by points A and B), and the material is polycrystalline between the localized cobalt and the cathode (−) (indicated by points C and D). This change in properties will be explained in detail later.
  • FIGS. 7 and 8 are photographs taken by a TEM (Transmission Electron Microscope) and showing changes in properties of the e-fuse 11 before and after programming.
  • FIG. 7 shows the gate electrode of the MOS transistor 9. Referring to FIG. 7, a black layer on a polysilicon layer forming the gate electrode is a salicide layer. STI (Silicon Trench Isolation) is formed as an element isolation region in the substrate on the two sides of the polysilicon layer. The gate electrode is covered with a silicon nitride film (SiN) as an insulting film. Similar to the gate electrode shown in FIG. 7, a salicide layer is formed on a polysilicon layer of the e-fuse 11 before programming.
  • FIG. 8 shows the e-fuse 11 after programming. After programming, the salicide layer present on the polysilicon layer disappears, and the salicide layer is localized to the vicinity of the cathode. Black portions in the photograph are regions where cobalt exists. Fusion caused by heat during programming also changes the properties of the silicon nitride layer present on the salicide layer before programming and the properties of the boundary surface between the polysilicon layer and a silicon oxide film (SiO2) before programming.
  • FIGS. 9A and 9B illustrate the results of analysis, performed using an energy dispersion type X-ray spectrometer (EDS), of the cobalt concentration distribution in the e-fuse 11 after programming. Point numbers plotted on the abscissa in each of FIGS. 9A and 9B correspond to point numbers shown in FIG. 8. As shown in FIGS. 9A and 9B, cobalt forming the salicide layer present on the polysilicon layer 13 before programming is localized to the cathode after programming.
  • FIG. 10 shows the distribution of chlorine ions (Cl) mixed in the polysilicon layer 13 during the fabrication process of the e-fuse 11. After programming, chlorine ions as negative ions are localized to the anode. In this embodiment as described above, when the polysilicon layer 13 fuses, negative ions drift to the anode and positive ions drift to the cathode by the electric field. Accordingly, this phenomenon is caused by drift by the electric field, unlike the phenomenon caused by electromigration in reference 2 described earlier.
  • FIGS. 11A and 11B illustrate the concentrations of cobalt localized to the cathode. FIG. 11A corresponds to point number 12 shown in FIG. 8, and FIG. 11B corresponds to point number 14 shown in FIG. 8. As shown in FIGS. 11A and 11B, cobalt distributes almost evenly in the direction of depth of the fuse link FL. This indicates that the cobalt element drifts by the electric field when the polysilicon layer 13 fuses during programming.
  • FIG. 12A shows a TEM photograph of the e-fuse 11 after programming, and FIG. 12B shows TEM electron beam diffraction images of the e-fuse 11 after programming. In 12B, the same reference symbols as in FIGS. 6 and 12A denote the same portions. Reference symbol E denotes an electron beam diffraction image of single-crystal silicon. Many bright points are observed as a result of electron interference caused by lattice periodicity. Since a polycrystalline material has slight periodicity, electron beam diffraction images as indicated by C and D are obtained. An amorphous material has no periodicity, so only one bright but blurred point is present in each image. The polysilicon layer 13 of the e-fuse 11 before programming is polycrystalline. Referring to FIGS. 12A and 12B, however, regions indicated by the points A and B are amorphous between the localized cobalt in the fuse link FL and the anode (+). This indicates that polysilicon which has fused into a liquid is rapidly cooled into a solid.
  • FIG. 13 shows the relationship between the gate voltage Vg of the MOS transistor 19 shown in FIG. 3 and the programming voltage Vprog. To program the e-fuse 11, as described previously, the programming voltage Vprog was set at 3.5 V, and pulses were supplied to the gate electrode several times under the conditions that Vg=2.5 V and period T=5 μs. As shown in FIG. 13, after the programming voltage Vprog was supplied, the MOS transistor 19 was turned on to allow an electric current to flow through the e-fuse 11. Since the pulse generator 20 used in the measurements had a low current supply capability, the programming voltage Vprog slightly dropped when an electric current flowed through the element. Therefore, when the MOS transistor 19 was turned on for the first time, the e-fuse 11 was not programmed and had a low resistance and hence allowed an electric current to flow. Since the electric current flowed, the programming voltage Vprog dropped from 3.5 V to 2.9 V. While the gate voltage Vg was supplied, the e-fuse 11 kept its low resistance. When the gate voltage Vg was set at 0 V after that, no electric current flowed through the e-fuse 11 any longer, so the programming voltage Vprog stopped dropping. Even when the MOS transistor 19 was turned on again in 5 μs, the programming voltage Vprog did not drop. This shows that the resistance of the e-fuse 11 rose to allow no electric current to flow. That is, the e-fuse 11 was programmed and its resistance value was raised after the programming voltage Vprog was applied for the first time and before the programming voltage Vprog was applied for the second time.
  • Current consumption required to program the e-fuse 11 was measured by connecting a resistor of, e.g., 5 (Ω) in series with the e-fuse 11 in the arrangement shown in FIG. 3, and measuring an electric current flowing through this resistor. When the measurement was performed under the conditions that gate voltage Vg=2.5 V, programming voltage Vprog=3.5 V, and pulse period T=5 μs, the electric current during programming was found to be about 10 (mA).
  • Electric currents flowing through the e-fuse 11 before and after programming under the above conditions are as shown in FIG. 4. That is, the current value before programming is substantially 1 to 4 mA. By contrast, the current value after programming is 0.1 μA in each sample shown in FIG. 4. Since this value is the measurement limit, the actual electric current is presumably 0.1 μA or less. From this current value after programming, the resistance value of the e-fuse 11 after programming is probably about 35 MΩ or more.
  • In the e-fuse 11 according to the first embodiment described above, when an electric current is supplied between the first and second terminals N1 and N2 during programming, the polysilicon 13 melts, and the metal element forming the salicide layer 14 drifts by the electric field and is localized to one of the first and second terminals N1 and N2. Therefore, the e-fuse 11 exhibits a high resistance after programming. The time during which the polysilicon 13 melts and the metal element drifts by the electric field is 5 μs or less. This makes high-speed programming possible. Since the programming time of one e-fuse is short, a time required to program a plurality of e-fuses can be reduced.
  • An electric current flowing through one e-fuse during programming is about 10 mA, which is the same as an electric current required to program any conventional e-fuse. However, the programming time is shorter than that for any conventional e-fuse, and this can greatly reduce the current consumption required for programming.
  • In the above explanation, the polysilicon layer 13 is not doped with either an n- or p-type impurity. However, the same effects as when the polysilicon layer 13 is undoped can be obtained even when the polysilicon layer 13 is doped with an n-type impurity and/or p-type impurity.
  • Second Embodiment
  • FIGS. 14 to 19 illustrate the second embodiment. In FIGS. 14 to 19, the same reference numerals as in FIGS. 1 and 2 denote the same parts.
  • The e-fuse described above is programmed only once. However, if the fuse link FL melts again, the localized cobalt becomes movable in the fuse link FL again, and this varies the resistance value of the fuse link FL. If the resistance value of the e-fuse thus varies, data of the e-fuse changes to deteriorate the reliability.
  • Data is read from the e-fuse by allowing a read current to flow through the e-fuse, and detecting a change in resistance value as a change in current value. In this manner, data stored in the e-fuse can be read out. This electric current for data read is set much smaller than an electric current for programming. That is, a read voltage Vread is set at, e.g., 0.5 V with respect to programming voltage Vprog=3.5 V. However, data read is repetitively performed a number of times, while programming is performed only once. This largely extends the total time during which the read current flows. Accordingly, if the localized cobalt becomes movable, albeit slightly, owing to process variations or the use environment of fuse data read, the resistance value of the e-fuse changes to change data to be discriminated, thereby posing the problem of reliability.
  • In the second embodiment, therefore, an electric current flows in different current paths of an e-fuse during programming and data read of the e-fuse, thereby preventing the movement of a localized metal element and improving the reliability.
  • That is, referring to FIG. 14, contacts 21 are connected onto a fuse link FL, and a third terminal N3 is connected via the contacts 21. The connecting position of the third terminal N3 is shifted from a central portion in the longitudinal direction of the fuse link FL toward a second terminal N2 to which cobalt as a metal element forming a salicide layer is localized after programming. The contacts 21 are made of a metal, e.g., tungsten, having a melting point higher than that of cobalt.
  • FIG. 15 shows the relationship between the voltage and electric current in each portion during programming. During programming, a first terminal N1 is an anode, the second terminal N2 is a cathode, and the third terminal N3 is open. When programming is performed in this state, an electric current flows from the first terminal N1 to the second terminal N2 as indicated by the arrow in FIG. 15, and cobalt is localized to the second terminal N2 as described above. In the fuse link FL, a salicide layer disappears upon programming from a region between the connecting portion of the contacts 21 and the first terminal N1. As a consequence, this region has a high resistance.
  • FIG. 16 shows the relationship between the voltage and electric current in each portion during data read. That is, during data read, the first terminal N1 is an anode, the third terminal N3 is a cathode, and the second terminal N2 is open. The resistance of the fuse link FL between the first terminal N1 and contacts 21 changes in accordance with the presence/absence of programming. This also changes an electric current which flows during data read. When data read is performed after the e-fuse is programmed, an electric current flows from the first terminal N1 to the third terminal N3 as indicated by the arrow in FIG. 16, and data is read out.
  • Since the second terminal N2 is open, no electric current flows between the contacts 21 and second terminal N2, and no electric field is applied between them. Accordingly, cobalt localized to the second terminal N2 can be prevented from moving by heat generated by an electric current or by an electric field;
  • FIGS. 17 to 19 illustrate a modification of the second embodiment. In FIGS. 14 to 16, a third terminal N3 is formed above a fuse link FL via contacts 21. Referring to FIG. 17, however, the third terminal N3 is formed in the same plane as the fuse link FL. That is, the third terminal N3 is connected via a branched portion 31 which is branched from the fuse link FL. Similar to FIG. 14, the formation position of the branched portion 31 is shifted from a central portion in the longitudinal direction of the fuse link FL toward a second terminal N2 to which cobalt as a metal element is localized. Also, like a first terminal N1, the second terminal N2, and the fuse link FL, the third terminal N3 and branched portion 31 are made up of a polysilicon layer and a salicide layer formed on it. Therefore, the third terminal N3 and branched portion 31 can be formed by the same process as for the first and second terminals N1 and N2 and fuse link FL. A plurality of contacts 32 are formed on the third terminal N3.
  • FIG. 18 shows the relationship between the voltage and electric current in each portion during programming. During programming, the first terminal N1 is an anode, the second terminal N2 is a cathode, and the third terminal N3 is open. When programming is performed in this state, an electric current flows from the first terminal N1 to the second terminal N2 as indicated by the arrow in FIG. 18, and cobalt is localized to the second terminal N2 as described above. In the fuse link FL, a salicide layer disappears upon programming from a region between the connecting portion of the branched portion 31 and the first terminal N1. As a consequence, this region has a high resistance.
  • FIG. 19 shows the relationship between the voltage and electric current in each portion during data read. That is, during data read, the first terminal N1 is an anode, the third terminal N3 is a cathode, and the second terminal N2 is open. When data read is performed in this state, an electric current flows from the first terminal N1 to the third terminal N3 as indicated by the arrow in FIG. 19, and data is read out. Also, no electric current flows through the localized metal element, and no electric field is applied to it. Therefore, the movement of the localized metal element can be prevented.
  • In the second embodiment described above, the e-fuse 11 has different current paths for programming and data read. This makes it possible to prevent an electric current from flowing through the localized metal element, and prevent an electric field from being applied to the localized metal element during data read. Therefore, the metal element localized to the second terminal N2 upon programming can be prevented from moving again in the fuse link FL to change the resistance value during data read. As a consequence, the reliability of the e-fuse can be improved.
  • In the second embodiment, the formation position of the third terminal N3 is shifted from the central portion of the fuse link toward the second terminal N2. However, the formation position of the third terminal N3 need only be determined on the basis of the electric charge of a metal element forming a salicide layer and the polarity of a voltage to be applied to the first and second terminals. That is, the third terminal need only be formed on the side to which the metal element is to be localized.
  • Third Embodiment
  • FIGS. 20 to 24 illustrate the third embodiment. The e-fuse 11 explained in the first embodiment must have a large resistance ratio before and after programming, and it is essential to form a region from which the salicide layer disappears after programming. However, the moment the supply of a voltage is shut off after programming the Coulomb force which has localized a metal element disappears, so the metal element starts diffusing. If the temperature of the fuse link FL lowers slowly and the diffusion time of the metal element is shorter than the setting time of the fuse link FL, the metal element diffuses in the fuse link FL, and no high resistance ratio can be obtained any longer before and after programming. This may deteriorate the reliability of the e-fuse.
  • In the third embodiment, therefore, after the supply of a voltage to an e-fuse is shut off, the temperature of a fuse link is lowered and the fuse link is set before a localized metal element diffuses.
  • FIG. 20 shows an example in which the area of a first terminal N1 opposite to a second terminal N2 to which a metal element is localized during programming is increased. That is, the area of the first terminal N1 is larger than the area of a fuse link FL. In this arrangement, when a voltage is applied between the first and second terminals N1 and N2 during programming as in the first embodiment, a polysilicon layer in the fuse link FL fuses. In this embodiment, the metal element is a cation. Therefore, this metal ion is drawn to the negatively charged second terminal N2 by the Coulomb force and localized to the second terminal N2.
  • When the voltage between the first and second terminals N1 and N2 is shut off after that, the temperature of the fuse link FL lowers. The first terminal N1 having the area larger than that of the fuse link FL is in contact with, e.g., a surrounding insulating film in a large area. This makes the heat radiation rate of the first terminal N1 higher than that of the fuse link FL. After the programming voltage is shut off, therefore, the temperature of the fuse link FL near the first terminal N1 lowers faster than the temperature of the fuse link FL near the second terminal N2. This makes it possible to prevent the localized metal element from diffusing in the fuse link FL again, and thereby hold a high resistance value of the fuse link FL.
  • FIG. 21 shows the first modification of the third embodiment. Referring to FIG. 21, the areas of first and second terminals N1 and N2 are equal. However, the number of contacts 15 connected to the first terminal N1 is larger than the number of contacts 17 connected to the second terminal N2. That is, the number of contacts connected to a terminal opposite to a terminal to which a metal element is localized after programming is larger than the number of contacts connected to the terminal to which the metal element is localized. As shown in FIG. 2, the contacts 15 are connected to a line 16. This makes the thermal conductivity of the first terminal N1 higher than that of the second terminal N2.
  • After the programming voltage is shut off in the above arrangement, the heat of a fuse link FL is radiated to a surrounding insulating film and is also released through the contacts 15 having a high thermal conductivity. Therefore, the temperature of the fuse link FL near the first terminal N1 lowers faster than the temperature of the fuse link FL near the second terminal N2. This makes it possible to prevent the localized metal element from diffusing in the fuse link FL again, and thereby hold a high resistance value of the fuse link FL.
  • FIG. 22 shows the second modification of the third embodiment. Referring to FIG. 22, the width of a region 41 of a fuse link FL near a first terminal N1 is larger than the width of a region of the fuse link FL near a second terminal N2. That is, the width of the fuse link is gradually increased from the second terminal N2 to which a metal element is localized after programming toward the first terminal N1 opposite to the second terminal N2. The wide region 41 of the fuse link FL is in contact with a surrounding insulating film in a large area. This increases the heat radiation rate.
  • After the programming voltage is shut off in the above arrangement, the heat radiation rate in the region 41 of the fuse link FL is higher than that of the other region of the fuse link FL. Therefore, the temperature of the first terminal N1 lowers faster than that of the second terminal N2. This makes it possible to prevent the localized metal element from diffusing in the fuse link FL again, and thereby hold a high resistance value of the fuse link FL.
  • FIG. 23 shows the third modification of the third embodiment. In this modification, the areas of lines connected to first and second terminals N1 and N2 are different. That is, referring to FIG. 23, the area of a line 16 connected to contacts 15 connected to the first terminal N1 is larger than that of a line 18 connected to contacts 17 connected to the second terminal N2. That is, the area of the line connected to the terminal opposite to the terminal to which a metal element is localized after programming is increased. Therefore, the line 16 extends over a fuse link FL. The lines 16 and 18 are made of a material, e.g., copper, having a high thermal conductivity.
  • After the programming voltage is shut off in this arrangement, the heat of the fuse link FL is radiated to the lines 16 and 18 via the contacts 15 and 17. This heat is also radiated to the lines 16 and 18 via an insulating film (not shown). Since the area in which the line 16 overlaps the fuse link FL is larger than the area in which the line 18 overlaps the fuse link FL, the heat radiation rate of the first terminal N1 is higher than that of the second terminal N2. Accordingly, it is possible to rapidly radiate heat from a region from which a metal element forming a salicide layer has disappeared, and hold a high resistance value of the fuse link FL.
  • FIG. 24 shows the fourth modification of the third embodiment. Referring to FIG. 24, a contact 51 as a third terminal is connected to a central portion of a fuse link FL. During programming, voltages supplied to first and second terminals N1 and N2 and the contact 51 are changed to control the cooling rate of the fuse link FL in each portion.
  • That is, when programming is performed in the above arrangement, a programming voltage V1 is supplied between the first and second terminals N1 and N2 to localize a metal element to the vicinity of the second terminal N2. After that, the voltage V1 is shut off while a voltage V2 is applied between the second terminal N2 and contact 51. Since no voltage is applied between the first terminal N1 and contact 51, no electric current flows between them. Therefore, the generation of Joule heat stops between the first terminal N1 and contact 51, and the temperature starts dropping by natural heat radiation. In this state, the application of the voltage V2 is stopped at the timing at which the temperature of the fuse link FL becomes lower than the melting point of polysilicon and the fuse link FL sets. Since the region between the first terminal N1 and contact 51 from which a metal element forming a salicide layer has disappeared has already set, the metal element does not diffuse in this region again. Accordingly, a high resistance value of the fuse link FL can be held.
  • In the third embodiment described above, after the metal element is localized to the second terminal N2 by programming, the temperature of the fuse link FL near the first terminal N1 opposite to the second terminal N2 is rapidly lowered. This makes it possible to prevent the localized metal element from diffusing in the fuse link FL again, and maintain the reliability of the e-fuse.
  • FIG. 25 shows a circuit in which the e-fuse having the arrangement explained in the first or second embodiment is applied to, e.g., a semiconductor memory. Each memory MC is made up of the e-fuse and a MOS transistor. The memory cells MC are arranged in a matrix manner. The gate of each MOS transistor is connected to a corresponding word line WL, and one end of a current path of each MOS transistor is connected to a corresponding bit line BL. The word lines WL are connected to a row decoder 61, and the bit lines BL are connected to a column decoder 62. A word line and bit line selected by the row decoder 61 and column decoder 62 are driven to program a corresponding memory cell MC.
  • The e-fuse of each embodiment has a short programming time. Therefore, even when a large number of memory cells are programmed, the whole programming time can be reduced. In addition, since an electric current required to program one e-fuse is small, the total current consumption can be reduced even when a large number of program cells are programmed.
  • In the e-fuse 11 of each of the first to third embodiments described above, the salicide layer is formed on the polysilicon layer. However, the present invention is not limited to this arrangement, and the same effects as in the first to third embodiments can be obtained by forming a metal layer on the polysilicon layer.
  • Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit and scope of the general inventive concept as defined by the appended claims and their equivalents.

Claims (7)

1. A method of programming a semiconductor device, in which supplying an electric current to a fuse link via first and second terminals, said fuse link formed between the first and second terminals, the first and second terminals and fuse link having a polysilicon layer and a layer formed on the polysilicon layer and containing a metal element; and
fusing the polysilicon layer in at least a portion of the fuse link by means of heat generated by the electric current, and localizing the metal element to a portion of the fused polysilicon layer, which is near the first terminal.
2. The method according to claim 1, wherein before being turned on, the fuse link is made of the same material as a gate electrode of a MOS transistor.
3. The method according to claim 1, wherein the metal element is an element selected from the group consisting of cobalt, titanium, nickel, and tungsten.
4. The method according to claim 1, wherein the layer containing the metal element is a silicide layer.
5. The method according to claim 1, wherein the layer containing the metal element is a metal layer.
6. The method according to claim 1, wherein when the metal element is a cation, a potential of the first terminal is lower than that of the second terminal during programming.
7. The method according to claim 1, wherein a setting rate of the fuse link is higher than a diffusion rate of the localized metal element.
US12/099,422 2004-02-27 2008-04-08 Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same Expired - Fee Related US8105886B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/099,422 US8105886B2 (en) 2004-02-27 2008-04-08 Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2004-054910 2004-02-27
JP2004054910A JP4127678B2 (en) 2004-02-27 2004-02-27 Semiconductor device and programming method thereof
US10/851,143 US7368801B2 (en) 2004-02-27 2004-05-24 Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same
US12/099,422 US8105886B2 (en) 2004-02-27 2008-04-08 Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/851,143 Division US7368801B2 (en) 2004-02-27 2004-05-24 Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same

Publications (2)

Publication Number Publication Date
US20080258256A1 true US20080258256A1 (en) 2008-10-23
US8105886B2 US8105886B2 (en) 2012-01-31

Family

ID=34879767

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/851,143 Active US7368801B2 (en) 2004-02-27 2004-05-24 Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same
US12/099,422 Expired - Fee Related US8105886B2 (en) 2004-02-27 2008-04-08 Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/851,143 Active US7368801B2 (en) 2004-02-27 2004-05-24 Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same

Country Status (2)

Country Link
US (2) US7368801B2 (en)
JP (1) JP4127678B2 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100320561A1 (en) * 2009-06-22 2010-12-23 Broadcom Corporation Method for forming a one-time programmable metal fuse and related structure
US20110241817A1 (en) * 2010-03-31 2011-10-06 Oki Semiconductor Co., Ltd. Current fuse, semiconductor device, and method of blowing a current fuse
US8105886B2 (en) * 2004-02-27 2012-01-31 Kabushiki Kaisha Toshiba Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same
US20130043972A1 (en) * 2011-08-16 2013-02-21 Kuei-Sheng Wu Electrical fuse structure
US20130134519A1 (en) * 2010-12-22 2013-05-30 Panasonic Corporation Semiconductor device

Families Citing this family (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050269666A1 (en) * 2004-06-07 2005-12-08 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical fuses as programmable data storage
US7064409B2 (en) * 2003-11-04 2006-06-20 International Business Machines Corporation Structure and programming of laser fuse
DE102004014925B4 (en) * 2004-03-26 2016-12-29 Infineon Technologies Ag Electronic circuit arrangement
US20050285222A1 (en) 2004-06-29 2005-12-29 Kong-Beng Thei New fuse structure
US7227207B2 (en) * 2005-03-03 2007-06-05 International Business Machines Corporation Dense semiconductor fuse array
US7321501B2 (en) * 2005-06-09 2008-01-22 United Microelectronics Corp. Method for trimming programmable resistor to predetermined resistance
JP4699102B2 (en) * 2005-06-22 2011-06-08 ルネサスエレクトロニクス株式会社 Semiconductor device
US8093716B2 (en) * 2005-07-29 2012-01-10 Texas Instruments Incorporated Contact fuse which does not touch a metal layer
US7759226B1 (en) * 2005-08-30 2010-07-20 Altera Corporation Electrical fuse with sacrificial contact
EP1920441A4 (en) 2005-08-31 2009-04-29 Ibm Random access electrically programmable-e-fuse rom
JP4480649B2 (en) * 2005-09-05 2010-06-16 富士通マイクロエレクトロニクス株式会社 Fuse element and cutting method thereof
US20070111403A1 (en) * 2005-11-15 2007-05-17 Chun Jiang Polycide fuse with reduced programming time
JP4959267B2 (en) 2006-03-07 2012-06-20 ルネサスエレクトロニクス株式会社 Method for increasing resistance value of semiconductor device and electric fuse
US7417300B2 (en) * 2006-03-09 2008-08-26 International Business Machines Corporation Electrically programmable fuse structures with narrowed width regions configured to enhance current crowding and methods of fabrication thereof
US7784009B2 (en) * 2006-03-09 2010-08-24 International Business Machines Corporation Electrically programmable π-shaped fuse structures and design process therefore
JP4893050B2 (en) * 2006-03-23 2012-03-07 ヤマハ株式会社 Method of cutting or increasing resistance of fuse element
US8445362B2 (en) * 2006-10-11 2013-05-21 International Business Machines Corporation Apparatus and method for programming an electronically programmable semiconductor fuse
US7345904B1 (en) 2006-10-11 2008-03-18 International Business Machines Corporation Method for programming an electronically programmable semiconductor fuse
US7491585B2 (en) * 2006-10-19 2009-02-17 International Business Machines Corporation Electrical fuse and method of making
KR100827664B1 (en) 2006-12-26 2008-05-07 삼성전자주식회사 Electrical fuse, semiconductor device having the same, and programming and reading method thereof
US7732898B2 (en) * 2007-02-02 2010-06-08 Infineon Technologies Ag Electrical fuse and associated methods
US20080258255A1 (en) * 2007-04-23 2008-10-23 Taiwan Semiconductor Manufacturing Co., Ltd. Electromigration Aggravated Electrical Fuse Structure
US20080277756A1 (en) * 2007-05-09 2008-11-13 Freescale Semiconductor, Inc. Electronic device and method for operating a memory circuit
JP4575407B2 (en) 2007-08-08 2010-11-04 株式会社東芝 Storage device
US7757200B2 (en) * 2007-11-16 2010-07-13 International Business Machines Corporation Structure of an apparatus for programming an electronically programmable semiconductor fuse
US7642176B2 (en) * 2008-04-21 2010-01-05 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical fuse structure and method
US8772156B2 (en) * 2008-05-09 2014-07-08 International Business Machines Corporation Methods of fabricating interconnect structures containing various capping materials for electrical fuse and other related applications
US7956466B2 (en) * 2008-05-09 2011-06-07 International Business Machines Corporation Structure for interconnect structure containing various capping materials for electrical fuse and other related applications
US8143694B2 (en) * 2008-06-02 2012-03-27 Infineon Technologies Ag Fuse device
JP5430879B2 (en) * 2008-06-03 2014-03-05 ルネサスエレクトロニクス株式会社 Electrical fuse, semiconductor device, and electrical fuse cutting method
US20100117190A1 (en) * 2008-11-13 2010-05-13 Harry Chuang Fuse structure for intergrated circuit devices
US8035191B2 (en) * 2008-12-02 2011-10-11 United Microelectronics Corp. Contact efuse structure
US8178942B2 (en) * 2009-04-03 2012-05-15 Freescale Semiconductor, Inc. Electrically alterable circuit for use in an integrated circuit device
KR101110793B1 (en) * 2009-07-01 2012-03-13 주식회사 하이닉스반도체 Semiconductor device
US8890260B2 (en) * 2009-09-04 2014-11-18 Taiwan Semiconductor Manufacturing Company, Ltd. Polysilicon design for replacement gate technology
US20110074538A1 (en) * 2009-09-25 2011-03-31 Kuei-Sheng Wu Electrical fuse structure and method for fabricating the same
DE102010045073B4 (en) 2009-10-30 2021-04-22 Taiwan Semiconductor Mfg. Co., Ltd. Electrical fuse structure
US9741658B2 (en) * 2009-10-30 2017-08-22 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical fuse structure and method of formation
US8686536B2 (en) * 2009-10-30 2014-04-01 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical fuse structure and method of formation
DE102009055439A1 (en) 2009-12-31 2011-07-07 GLOBALFOUNDRIES Dresden Module One Limited Liability Company & Co. KG, 01109 Semiconductor device with semiconductor-based e-fuses with better programming efficiency through increased metal agglomeration and / or cavitation
US8592941B2 (en) * 2010-07-19 2013-11-26 International Business Machines Corporation Fuse structure having crack stop void, method for forming and programming same, and design structure
JP2012212852A (en) * 2011-03-24 2012-11-01 Sony Corp Electric fuse, semiconductor device, and information writing method of electric fuse
US8542549B2 (en) 2011-08-08 2013-09-24 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical fuse bit cell
US8760955B2 (en) * 2011-10-21 2014-06-24 Taiwan Semiconductor Manufacturing Company, Ltd. Electrical fuse memory arrays
US8964444B2 (en) 2012-04-25 2015-02-24 Semiconductor Components Industries, Llc One-time programmable memory, integrated circuit including same, and method therefor
KR101927896B1 (en) * 2012-12-03 2018-12-12 에스케이하이닉스 주식회사 Semiconductor device
US9171801B2 (en) 2013-05-09 2015-10-27 Globalfoundries U.S. 2 Llc E-fuse with hybrid metallization
US9305879B2 (en) * 2013-05-09 2016-04-05 Globalfoundries Inc. E-fuse with hybrid metallization
US9536830B2 (en) 2013-05-09 2017-01-03 Globalfoundries Inc. High performance refractory metal / copper interconnects to eliminate electromigration
US9324448B2 (en) 2014-03-25 2016-04-26 Semiconductor Components Industries, Llc Fuse element programming circuit and method
US9831176B2 (en) 2015-03-06 2017-11-28 Sii Semiconductor Corporation Semiconductor integrated circuit device and method of manufacturing the same
JP6595873B2 (en) * 2015-03-06 2019-10-23 エイブリック株式会社 Semiconductor integrated circuit device and manufacturing method thereof
US9818694B2 (en) * 2015-11-16 2017-11-14 Taiwan Semiconductor Manufacturing Company, Ltd. Active atomic reservoir for enhancing electromigration reliability in integrated circuits
US10153288B2 (en) * 2016-05-31 2018-12-11 Taiwan Semiconductor Manufacturing Company Limited Double metal layout for memory cells of a non-volatile memory
JP2018170455A (en) * 2017-03-30 2018-11-01 エイブリック株式会社 Semiconductor device
CN108735662B (en) * 2018-05-22 2021-04-16 武汉新芯集成电路制造有限公司 Programming method of electrically programmable fuse
US11469178B2 (en) 2020-12-18 2022-10-11 Globalfoundries U.S. Inc. Metal-free fuse structures

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5708291A (en) * 1995-09-29 1998-01-13 Intel Corporation Silicide agglomeration fuse device
US5976943A (en) * 1996-12-27 1999-11-02 Vlsi Technology, Inc. Method for bi-layer programmable resistor
US6337507B1 (en) * 1995-09-29 2002-01-08 Intel Corporation Silicide agglomeration fuse device with notches to enhance programmability
US20050189613A1 (en) * 2004-02-27 2005-09-01 Nobuaki Otsuka Semiconductor device as electrically programmable fuse element and method of programming the same
US20060261437A1 (en) * 2005-05-20 2006-11-23 Maiz Jose A Methods of forming electromigration and thermal gradient based fuse structures
US20070210414A1 (en) * 2006-03-07 2007-09-13 Takeshi Iwamoto Semiconductor device and a method of increasing a resistance value of an electric fuse
US20080186788A1 (en) * 2007-02-02 2008-08-07 Infineon Technologies Ag Electrical fuse and associated methods
US20090243032A1 (en) * 2008-03-27 2009-10-01 Shi-Bai Chen Electrical fuse structure
US7759226B1 (en) * 2005-08-30 2010-07-20 Altera Corporation Electrical fuse with sacrificial contact
US7817455B2 (en) * 2005-08-31 2010-10-19 International Business Machines Corporation Random access electrically programmable e-fuse ROM

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4835118A (en) * 1986-09-08 1989-05-30 Inmos Corporation Non-destructive energy beam activated conductive links
JPH05121687A (en) 1991-10-24 1993-05-18 Hitachi Ltd Semiconductor integrated circuit device
FR2713398B1 (en) 1993-11-30 1996-01-19 Sgs Thomson Microelectronics Fuse for integrated circuit.
US5412593A (en) 1994-01-12 1995-05-02 Texas Instruments Incorporated Fuse and antifuse reprogrammable link for integrated circuits
KR100436812B1 (en) * 1995-01-06 2004-08-31 도레이 가부시끼가이샤 Benzene condensed heterocyclic derivatives and pharmaceutical compositions containing the derivatives as active ingredients
JP3353520B2 (en) 1995-02-27 2002-12-03 ソニー株式会社 Semiconductor device
JPH09230828A (en) 1996-02-23 1997-09-05 Toshiba Corp Analog buffer circuit and liquid crystal display device
JP2001176977A (en) 1999-12-20 2001-06-29 Sony Corp Semiconductor device and producing method therefor
US6323535B1 (en) 2000-06-16 2001-11-27 Infineon Technologies North America Corp. Electrical fuses employing reverse biasing to enhance programming
US6624499B2 (en) * 2002-02-28 2003-09-23 Infineon Technologies Ag System for programming fuse structure by electromigration of silicide enhanced by creating temperature gradient
US6798684B2 (en) * 2002-04-04 2004-09-28 Broadcom Corporation Methods and systems for programmable memory using silicided poly-silicon fuses
JP3881641B2 (en) 2003-08-08 2007-02-14 株式会社東芝 Fuse circuit

Patent Citations (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5969404A (en) * 1995-09-29 1999-10-19 Intel Corporation Silicide agglomeration device
US6258700B1 (en) * 1995-09-29 2001-07-10 Intel Corporation Silicide agglomeration fuse device
US6337507B1 (en) * 1995-09-29 2002-01-08 Intel Corporation Silicide agglomeration fuse device with notches to enhance programmability
US5708291A (en) * 1995-09-29 1998-01-13 Intel Corporation Silicide agglomeration fuse device
US5976943A (en) * 1996-12-27 1999-11-02 Vlsi Technology, Inc. Method for bi-layer programmable resistor
US7368801B2 (en) * 2004-02-27 2008-05-06 Kabushiki Kaisha Toshiba Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same
US20050189613A1 (en) * 2004-02-27 2005-09-01 Nobuaki Otsuka Semiconductor device as electrically programmable fuse element and method of programming the same
US7662674B2 (en) * 2005-05-20 2010-02-16 Intel Corporation Methods of forming electromigration and thermal gradient based fuse structures
US20070069331A1 (en) * 2005-05-20 2007-03-29 Maiz Jose A Methods of forming electromigration and thermal gradient based fuse structures
US20060261437A1 (en) * 2005-05-20 2006-11-23 Maiz Jose A Methods of forming electromigration and thermal gradient based fuse structures
US7759226B1 (en) * 2005-08-30 2010-07-20 Altera Corporation Electrical fuse with sacrificial contact
US7817455B2 (en) * 2005-08-31 2010-10-19 International Business Machines Corporation Random access electrically programmable e-fuse ROM
US20070210414A1 (en) * 2006-03-07 2007-09-13 Takeshi Iwamoto Semiconductor device and a method of increasing a resistance value of an electric fuse
US20100264514A1 (en) * 2006-03-07 2010-10-21 Takeshi Iwamoto Semiconductor device and a method of increasing a resistance value of an electric fuse
US20080186788A1 (en) * 2007-02-02 2008-08-07 Infineon Technologies Ag Electrical fuse and associated methods
US7732898B2 (en) * 2007-02-02 2010-06-08 Infineon Technologies Ag Electrical fuse and associated methods
US20090243032A1 (en) * 2008-03-27 2009-10-01 Shi-Bai Chen Electrical fuse structure

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8105886B2 (en) * 2004-02-27 2012-01-31 Kabushiki Kaisha Toshiba Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same
US20100320561A1 (en) * 2009-06-22 2010-12-23 Broadcom Corporation Method for forming a one-time programmable metal fuse and related structure
US8178944B2 (en) * 2009-06-22 2012-05-15 Broadcom Corporation Method for forming a one-time programmable metal fuse and related structure
US20120217613A1 (en) * 2009-06-22 2012-08-30 Broadcom Corporation Programmable Fuse
US8455977B2 (en) * 2009-06-22 2013-06-04 Broadcom Corporation Programmable fuse
US20110241817A1 (en) * 2010-03-31 2011-10-06 Oki Semiconductor Co., Ltd. Current fuse, semiconductor device, and method of blowing a current fuse
US20130134519A1 (en) * 2010-12-22 2013-05-30 Panasonic Corporation Semiconductor device
US20130043972A1 (en) * 2011-08-16 2013-02-21 Kuei-Sheng Wu Electrical fuse structure
US8922328B2 (en) * 2011-08-16 2014-12-30 United Microelectronics Corp. Electrical fuse structure

Also Published As

Publication number Publication date
JP2005244101A (en) 2005-09-08
US8105886B2 (en) 2012-01-31
US20050189613A1 (en) 2005-09-01
US7368801B2 (en) 2008-05-06
JP4127678B2 (en) 2008-07-30

Similar Documents

Publication Publication Date Title
US8105886B2 (en) Semiconductor electrically programmable fuse element with amorphous silicon layer after programming and method of programming the same
US10127992B2 (en) Method and structure for reliable electrical fuse programming
US20180005703A1 (en) Otp memory with high data security
US9754679B2 (en) One-time programmable memory devices using FinFET technology
US9236141B2 (en) Circuit and system of using junction diode of MOS as program selector for programmable resistive devices
US10249379B2 (en) One-time programmable devices having program selector for electrical fuses with extended area
JP3204454B2 (en) Method for selective programming of field effect transistors
US8410527B2 (en) Electrical fuse device based on a phase-change memory element and corresponding programming method
US7572724B2 (en) Doped single crystal silicon silicided eFuse
US4922319A (en) Semiconductor programmable memory device
US8450181B2 (en) In-situ passivation methods to improve performance of polysilicon diode
US10916317B2 (en) Programmable resistance memory on thin film transistor technology
JP2008546213A (en) Cross-point memory programmable at once with diode as antifuse
US7531886B2 (en) MOSFET fuse programmed by electromigration
JP2008503085A (en) Electrical device and manufacturing method thereof
US20100163833A1 (en) Electrical fuse device based on a phase-change memory element and corresponding programming method
US8569116B2 (en) Integrated circuit with a fin-based fuse, and related fabrication method
US20060134839A1 (en) Low voltage non-volatile memory transistor
WO2004059733A1 (en) Programmable fuse for an electronic device
JP2012174863A (en) Semiconductor device and operation method of the same
US20220238171A1 (en) Programmable resistance memory on wide-bandgap semiconductor technologies
US10923204B2 (en) Fully testible OTP memory
EP3327724B1 (en) Circuit and system of using junction diode as program selector for one-time programmable devices
JP2006108584A (en) Semiconductor device

Legal Events

Date Code Title Description
ZAAA Notice of allowance and fees due

Free format text: ORIGINAL CODE: NOA

ZAAB Notice of allowance mailed

Free format text: ORIGINAL CODE: MN/=.

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20240131