US20090114969A1 - Silicon carbide semiconductor device and related manufacturing method - Google Patents
Silicon carbide semiconductor device and related manufacturing method Download PDFInfo
- Publication number
- US20090114969A1 US20090114969A1 US12/289,624 US28962408A US2009114969A1 US 20090114969 A1 US20090114969 A1 US 20090114969A1 US 28962408 A US28962408 A US 28962408A US 2009114969 A1 US2009114969 A1 US 2009114969A1
- Authority
- US
- United States
- Prior art keywords
- trench
- forming
- silicon carbide
- type
- regions
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 61
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 27
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 title claims description 77
- 229910010271 silicon carbide Inorganic materials 0.000 title claims description 76
- 239000010410 layer Substances 0.000 claims description 241
- 239000000758 substrate Substances 0.000 claims description 27
- 239000012535 impurity Substances 0.000 claims description 24
- 230000001590 oxidative effect Effects 0.000 claims description 11
- 230000003647 oxidation Effects 0.000 claims description 7
- 238000007254 oxidation reaction Methods 0.000 claims description 7
- 150000002500 ions Chemical class 0.000 claims description 6
- 239000002344 surface layer Substances 0.000 claims description 3
- 230000000149 penetrating effect Effects 0.000 claims description 2
- 230000005684 electric field Effects 0.000 abstract description 47
- 230000002411 adverse Effects 0.000 abstract 1
- 102000004129 N-Type Calcium Channels Human genes 0.000 description 23
- 108090000699 N-Type Calcium Channels Proteins 0.000 description 23
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 14
- 238000009826 distribution Methods 0.000 description 10
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 description 10
- 238000000034 method Methods 0.000 description 10
- 238000005530 etching Methods 0.000 description 9
- 238000004088 simulation Methods 0.000 description 9
- 238000009413 insulation Methods 0.000 description 8
- 229910052757 nitrogen Inorganic materials 0.000 description 7
- 230000009467 reduction Effects 0.000 description 7
- 108091006146 Channels Proteins 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 5
- 229910052782 aluminium Inorganic materials 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 5
- 229910052796 boron Inorganic materials 0.000 description 5
- 230000015556 catabolic process Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 239000011229 interlayer Substances 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- -1 for instance Chemical class 0.000 description 3
- 238000005468 ion implantation Methods 0.000 description 3
- 229910052751 metal Inorganic materials 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 238000000059 patterning Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 230000004913 activation Effects 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 239000007772 electrode material Substances 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001976 improved effect Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 230000001698 pyrogenic effect Effects 0.000 description 1
- 239000002994 raw material Substances 0.000 description 1
- 230000001603 reducing effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
- H01L29/7828—Vertical transistors without inversion channel, e.g. vertical ACCUFETs, normally-on vertical MISFETs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
- H01L29/045—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes by their particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/0843—Source or drain regions of field-effect devices
- H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/47—Schottky barrier electrodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7391—Gated diode structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
Definitions
- the present invention relates to silicon carbide semiconductor devices and, more particularly, to a silicon carbide semiconductor device (hereinafter referred to as “SiC”) having a trench gate, and a related manufacturing method.
- SiC silicon carbide semiconductor device
- the SiC semiconductor device has been getting a lot of attention as raw material for power devices with increased electric-field breakdown strength. Due to the SiC semiconductor device formed with increased electric-field breakdown strength, the SiC semiconductor device is able to controllably switch a flow of large electric current. Therefore, the SiC semiconductor device has been expected to have applications to a control of a motor of a hybrid vehicle.
- the SiC semiconductor device In order for the SiC semiconductor device to pass a further increased electric current, the SiC semiconductor device needs to have an increased channel density. To this end, a silicon transistor has been put into practical use upon adopting a MOSFET of a trench gate structure. It is natural for the trench gate structure to be applied to the SiC semiconductor device. However, applying such a trench gate structure to the SiC semiconductor device A has resulted in a serious issue. That is, the SiC semiconductor device has the increased electric-field breakdown strength ten times that of the silicon semiconductor device. Thus, the SiC semiconductor device has been used under a condition applied with a voltage approximately ten times greater than that applied to the silicon semiconductor device.
- a gate insulation film formed in a trench so as to penetrate the SiC, is subjected to an electric field with an intensity ten times greater than that applied to the silicon semiconductor device, causing an issue to arise with a consequence of the gate insulation film being easily broken at corner areas of the trench.
- an electric field 10 MV/cm is concentrated on the gate insulation film of the trench. Accordingly, in order to withstand such a high electric field concentration in actual use, the electric field concentration needs to be 5 MV/cm or less, i.e., one-half of the electric field concentration occurring on the gate insulation film.
- a SiC semiconductor device that is disclosed in Japanese Patent Application Publication 9-199724.
- a trench gate has been designed to have sidewalls and a bottom wall whose thickness is made thicker than that of the sidewall with a view to minimizing the degree of electric field concentration at the bottom wall of the trench.
- a trench gate structure on “a” (1120) plane has been prepared using a (000-1) c-plane substrate with 4H SiC.
- the “c” plane When using such a c-plane substrate to prepare a gate oxide film in the trench, having the trench sidewall placed on the “a” plane and the bottom wall placed on “c” plane, by thermal oxidation, the “c” plane has an oxidation rate five times greater than that of the “a” place. This enables the oxidizing film of the trench bottom wall to have a film thickness five times greater than that of the sidewall. This makes it possible to minimize the degree of electric field concentration at the bottom wall of the trench.
- the degree of electric field concentration on the gate insulation film of the trench is reduced to a level of 6.7 MV/cm. It has been found that such a reduction in electric field concentration remains inadequate and the electric field concentration needs to be further decreased.
- the present invention has been completed with a view to addressing the above issues and has an object to provide a SiC semiconductor device operative to achieve a further reduction in an electric field concentration at a gate oxide film formed in a trench and a related manufacturing method.
- one aspect of the present invention provides a SiC semiconductor device composed of an inversion-type trench gate structure MOSFET.
- the MOSFET includes a trench formed with a gate oxide film.
- the gate oxide film has a bottom wall and a sidewall with the bottom wall having a greater thickness than that of the sidewall. Controlling a voltage applied to a gate electrode allows a channel region to be formed on a surface area of a base region located at the sidewall of the trench. This allows an electric current to flow between first and second electrodes via a source region and a drift layer.
- a second electrically conductive type deep layer is located in an area spaced from the trench with the base region being intervened.
- the deep layer is formed to have a depth approximately equal to or greater than that of the trench and has a concentration approximately equal to or greater than that of the base region.
- the SiC semiconductor device of the present embodiment takes the form of a structure provided with the deep layer having the depth approximately equal to or greater than that of the trench.
- This allows a depletion layer, present in a PN junction between the deep layer and the drift layer, to remarkably extend to the drift layer, making it difficult for a high voltage, resulting from an affect caused by a drain voltage, to be applied to the gate oxide film.
- This enables an electric field concentration in the gate oxide film, i.e., an electric field concentration in the gate oxide film especially at the bottom wall of the trench to be alleviated.
- a SiC semiconductor device composed of an accumulation-type trench gate structure MOSFET can adopt the same structure as that mentioned above with the resultant same advantageous effects as those mentioned above.
- controlling a voltage applied to the gate electrode results in a control of a channel formed in a first electrically conductive type channel layer between the sidewall of the trench and the base region. This allows an electric current to flow between the first and second electrodes via the source region and the drift layer.
- the SiC semiconductor device may preferably further include, for instance, second electrically conductive type contact regions, spaced in placement from the trench so as to sandwich the source region to allow the base regions to be electrically connected to the first electrode, each of which has a higher concentration than that of the base region.
- the deep layer is placed beneath the contact region to be unitarily formed with the contact region.
- the deep layer has a second electrically conductive type impurity concentration ranging from, for instance, 1.0 ⁇ 10 17 /cm 3 to 1.0 ⁇ 10 20 /cm 3 .
- the deep layer may be preferably arranged to have a depth of, for instance, 1.5 to 3.5 ⁇ m from a surface of the base region.
- the SiC semiconductor device may preferably further comprise a second electrically conductive type reserve layer, formed on the drift layer in an area below the trench and the deep layer, which has a lower concentration than that of the deep layer.
- the SiC semiconductor device may preferably further comprise a first electrically conductive type low resistance region, formed in an area between the sidewall of the trench and the deep layer, which has a higher concentration than that of the drift layer.
- the drift layer can have further lowered resistance, enabling a reduction on resistance.
- a low resistance region may be provided not only in the area between the sidewall of the trench and the deep layer but also in an area between the sidewall of the trench and the reserve layer.
- the deep layer may be replaced by a metallic layer that cooperates with the drift layer to provide a structure acting as a Schockley diode.
- a Schockley diode having a fast reacting speed being provided, the SiC semiconductor device can be formed in a structure with an increased withstand surge voltage.
- the SiC semiconductor device can be manufactured in a method as described below.
- the method of manufacturing the SiC semiconductor device comprises the steps of: preparing a first or second electrically conductive type substrate made of 4H SiC and having a surface on a (000-1) c-plane or a (0001) Si-plane; forming a drift layer on the substrate with the first electrically conductive type SiC with a lower impurity concentration that that of the substrate; forming a base region on the drift layer by ion-implanting a second electrically conductive type impurity in a given position spaced from a surface of the drift layer; forming a source region with the first electrically conductive type SiC with a higher concentration than that of the drift layer by ion-implanting a first electrically conductive type impurity on a surface layer portion of the base region in an area within the base region; forming a trench-gate forming trench in an area penetrating a surface of the drift layer to pass through the source region and the base region to reach the drift layer and including a sidewall having a surface
- a plurality of base regions are formed at positions each spaced from the sidewall of the trench by a given distance.
- the trench-gate forming trench is formed in an area between the plural base regions. The trench-gate forming trench is formed so as to extend from a surface of the drift layer to an area deeper than the source region and the base region and spaced from the base regions by a given distance with the sidewall laying on a surface extending in the [11-20] direction or the [1-100] direction.
- the step of forming a trench-gate forming trench and the step of forming a deep-layer forming trench may preferably allow the trench-gate forming trench and the deep-layer forming trench to be simultaneously formed. With such steps being carried out, the trench forming steps can be simplified.
- a second electrically conductive impurity may be preferably ion implanted onto bottom walls of the trench-gate forming trench and the deep-layer forming trench. This allows a reserve layer to be formed with a lower concentration than that of the deep layer.
- a step may be preferably carried out for forming a first electrically conductive type low resistance region in an area deeper than the base region with the drift layer having a high concentration.
- the low resistance region may be preferably formed in a position between the trench-gate forming trench and the deep layer. This allows the drift layer to have lowered resistance, thereby enabling a reduction in on resistance.
- FIG. 1 is a cross-sectional view of a MOSFET of an inversion-type trench gate structure of a first embodiment according to the present invention.
- FIGS. 2A to 2C are cross-sectional views showing how the trench gate type MOSFET, shown in FIG. 1 , is manufactured.
- FIGS. 3A to 3C are cross-sectional views showing other steps, subsequent to the steps shown in FIGS. 2A to 2C , for manufacturing the trench gate type MOSFET shown in FIG. 1 .
- FIG. 4 is a cross-sectional view of a MOSFET of an accumulation-type trench gate structure of a second embodiment according to the present invention.
- FIGS. 5A to 5C are cross-sectional views showing electric field distribution patterns on a simulation when assumed that a drain electrode is applied with 1200V.
- FIGS. 6A to 6C are cross-sectional views showing other electric field distribution patterns on the simulation when assumed that the drain electrode is applied with 1200V.
- FIG. 7 is a cross-sectional view of a MOSFET of an accumulation-type trench gate structure of a third embodiment according to the present invention.
- FIGS. 8A and 8B represent electric field distribution patterns on the simulation when assumed that the drain electrode is applied with 1200V.
- FIG. 9 is a cross-sectional view of a MOSFET of an accumulation-type trench gate structure of a fourth embodiment according to the present invention.
- FIG. 10 is a cross-sectional view of a MOSFET of an accumulation-type trench gate structure of a fifth embodiment according to the present invention.
- FIG. 11 is a cross-sectional view of a MOSFET of an accumulation-type trench gate structure of a sixth embodiment according to the present invention.
- FIGS. 12A to 12C are cross-sectional views showing how the trench gate type MOSFET, shown in FIG. 11 , is manufactured.
- silicon carbide semiconductor devices and methods of manufacturing silicon carbide semiconductor device of various embodiments according to the present invention will be described below in detail with reference to the accompanying drawings.
- the present invention is construed not to be limited to such embodiments described below and technical concepts of the present invention may be implemented in combination with other known technologies or technology having functions equivalent to such known technologies.
- SiC silicon carbide
- FIG. 1 is a cross-sectional view of the MOSFET of such a trench gate structure of the present embodiment.
- FIG. 1 shows the MOSFET in terms of only one cell, it will be appreciated that the semiconductor device takes the form of a structure including a plurality of MOSFETs juxtaposed to each other with the same structures as that of the MOSFET shown in FIG. 1 .
- the MOSFET M 1 employs an n + -type substrate 1 as a semiconductor substrate, which has a surface laying on a (000-1) c-plane with a thickness of about 300 ⁇ m while containing a nitrogen (an n-type impurity) concentration of approximately 1.0 ⁇ 10 19 /cm 3 .
- the n + -type substrate 1 has one surface on which an n ⁇ -type drift layer 2 is formed with a nitrogen concentration of approximately, for instance, 8.0 ⁇ 10 15 /cm 3 and a thickness of approximately 15 ⁇ m.
- the n ⁇ -type drift layer 2 has a surface part on which p-type base regions 3 are formed having upper layer portions formed with n + -type source regions 4 .
- the p-type base regions 3 have a boron or aluminum (a p-type impurity) concentration of approximately, for instance, 1.0 ⁇ 10 17 /cm 3 with a thickness of approximately 0.7 ⁇ m.
- the n + -type source regions 4 have surface parts having a nitrogen concentration (surface concentration) of approximately, for instance, 1.0 ⁇ 10 21 /cm 3 with a thickness of approximately 0.3 ⁇ m.
- a trench 5 is formed in a depth extending through the n + -type source regions 4 and the p-type base regions 3 to reach the n ⁇ -type drift layer 2 and has a width of approximately 2.0 ⁇ m with a depth of approximately 2.0 ⁇ m.
- the trench 5 has sidewalls 5 a placed in contact with the p-type base regions 3 and the n + -type source regions 4 .
- the trench 5 has an inner wall surface covered with a gate oxide film 6 having a surface formed with a gate electrode 7 made of doped Poly-Si, with which the trench 5 is infilled.
- the trench 5 has a bottom wall 5 b laying on the same (000-1) c-plane as that of the n + -type substrate 1 and sidewalls 5 a each having, for instance, “a”-(11-20) plane, i.e., a plane extending in a [11-20] direction.
- the gate oxide film 6 is formed by thermally oxidizing the surface of the trench 5 . This allows the bottom wall of the trench 5 to have an oxidizing rate about five times faster than that of the sidewall of the trench 5 . Therefore, the gate oxide film 6 has a thickness of approximately 40 nm at the sidewall of the trench 5 and a thickness of approximately 200 nm on the bottom wall of the trench 5 .
- the MOSFET M 1 includes p + -type contact regions 8 formed in areas opposite to a central area between the p-type base regions 3 , between which the trench 5 is located, i.e., the trench 5 with the n + -type source regions 4 being intervened.
- p + -type deep layers 9 are formed in areas beneath the p + -type contact regions 8 , respectively, so as to have a depth greater than those of the p-type base regions 3 .
- the p + -type contact regions 8 and the p + -type deep layers 9 are formed in unitary structures and made of boron or aluminum with a concentration ranging from 1.0 ⁇ 10 17 /cm 3 to 1.0 ⁇ 10 20 /cm 3 .
- the p + -type deep layers 9 have a depth equal to or greater than that of the trench 5 .
- the p + -type deep layers 9 are spaced from the sidewalls of the trench 5 , respectively, by a given distance available to be suitably adjusted within a range of approximately, for instance, 2 to 5 ⁇ m.
- the p + -type deep layers 9 can be formed to be deeper than the trench 5 by a depth of 2.0 ⁇ m or more, the p + -type deep layers 9 may have the same depth as that of the trench 5 with a structure shown in FIG. 1 when simultaneously forming the p + -type deep layers 9 with the trench in a manner described below.
- a source electrode 10 is formed on surfaces of the n + -type source region 4 and the p + -type contact region 8 and a gate lead wire 11 is connected to a surface of the gate electrode 7 .
- the source electrode 10 and the gate lead wire 11 are made of a plurality of metals (such as, for instance, Ni/Al or the like), respectively.
- an area held in contact with at least n-type SiC i.e., particularly the gate electrode 7 with the n + -type source region 4 and the gate electrode 7 being n-doped in structure
- Another area held in contact with at least a p-type SiC is made of metal that can be kept in an ohmic contact with the p-type SiC.
- the source electrode 10 and the gate lead wire 11 may be formed on an interlayer dielectric film (not shown) to be electrically insulated from each other and the source electrode 10 is electrically connected to the n + -type source region 4 and the p + -type contact region 8 via a contact hole formed in the interlayer dielectric film.
- the gate lead wire 11 is electrically connected to the gate electrode 7 .
- a drain electrode 12 is electrically connected to the n + -type substrate 1 at a rear surface thereof.
- the MOSFET is formed in the inversion-type trench gate structure with an n-channel type.
- applying a gate voltage to the gate electrode 7 allows the p-type base regions 3 to have areas, placed in contact with the gate oxide film 6 located on the sidewalls of the trench 5 , which provide inversion-type channels to allow an electric current to flow between the source electrode 10 and the drain electrode 12 .
- a high voltage (of, for instance, 1200V) of a value about ten times that of a voltage applied to a silicon device is used as the drain voltage. Therefore, due to an affect arising from such a high voltage, the gate oxide film 6 is applied with an electric field of a value about ten times that applied to the silicon device, causing the electric field to concentrate on the gate oxide film 6 (especially in an area of the gate oxide film 6 at the bottom wall of the trench 5 ).
- the p + -type deep layers 9 are formed with a depth equal to or greater than that of the trench 5 .
- FIGS. 2A to 2C and FIGS. 3A to 3C are cross-sectional views illustrating a process of manufacturing the trench gate type MOSFET shown in FIG. 1 .
- the method of manufacturing the trench gate type MOSFET will now be described below in detail with reference to FIGS. 2A to 2C and FIGS. 3A to 3C .
- the n + -type substrate 1 is prepared having a surface formed with a (000-1) c-plane and having a nitrogen concentration of, for instance, 1.0 ⁇ 10 19 /cm 3 with a thickness of about 300 ⁇ m.
- the n ⁇ -type drift layer 2 is formed on the n + -type substrate 1 by epitaxial growth so as to have a nitrogen concentration of, for instance, 8.0 ⁇ 10 15 /cm 3 and a thickness of about 15 ⁇ m.
- a low temperature oxide (LTO) mask is formed on a surface of the n ⁇ -type drift layer 2 and then subjected to a photolithographic step. This allows the mask to be opened in a forming scheduled region for the p-type base region 3 . Thereafter, a p-type impurity (such as, for instance, boron and aluminum) is ion implanted over the mask with the activation being initiated. This allows the p-type base region 3 to be formed with a boron or aluminum concentration of, for instance, 1.0 ⁇ 10 17 /cm 3 with a thickness of about 0.7 ⁇ m. Subsequently, the mask is removed.
- LTO low temperature oxide
- Mask layers are formed on the n ⁇ -type drift layer 2 and the p-type base region 3 and subjected to a photolithographic step. This allows the masks to be opened in a forming scheduled region for the n + -type source region 4 . Thereafter, an n-type impurity (such as, for instance, nitrogen) is ion implanted. Subsequently, activating implanted ions allows the n + -type source region 4 to be formed with a surface layer portion having, for instance, a nitrogen concentration of 1.0 ⁇ 10 21 /cm 3 and a thickness of about 0.3 ⁇ m. Thereafter, the masks are removed.
- an n-type impurity such as, for instance, nitrogen
- Etching masks are formed on the n ⁇ -type drift layer 2 , the p-type base region 3 and the n + -type source region 4 , respectively, after which the etching masks are opened in a forming scheduled region for the trench 5 , forming scheduled regions for the p + -type contact region 8 and forming scheduled regions for the p + -type deep layer 9 . Thereafter, an anisotropic etching is conducted using the etching masks, after which an isotropic etching step or a sacrificed oxidizing step is carried out depending on needs.
- a mask 21 made of, for instance, LTO or the like, is formed over all surfaces of the trench 5 , the trenches 20 and the n ⁇ -type drift layer 2 , after which of the mask 21 , masked portions formed in the trenches 20 are removed. Then, a p + -type layer 22 is formed by epitaxial growth with boron or aluminum being doped on front surfaces. This allows the trench layer 20 , from which the mask 21 is removed, to be infilled with the p + -type layer 22 .
- CMP Chemical Mechanical Polish
- a gate oxide film forming step is conducted, thereby forming the gate oxide film 6 .
- the gate oxide film 6 is formed by gate oxidizing (thermal oxidizing) with a pyrogenic method using wet atmosphere.
- the bottom wall of the trench 5 has the same (000-1) c-plane as that of the n + -type substrate 1 , and the sidewall extending in the [11-20] direction, i.e., for instance, on a (1120) plane. This allows the bottom wall of the trench 5 to have an increasing oxidizing rate about five times greater than that of the trench 5 at the sidewall thereof.
- the gate oxide film 6 has a thickness of about 40 nm on the sidewall of the trench 5 and a thickness of about 200 nm on the bottom wall of the trench 5 .
- the gate oxide film 6 is formed by thermally oxidizing the surface of the trench 5 .
- a polysilicon layer obtained by doping an n-type impurity, is formed on the surface of the gate oxide film 6 in a film with a thickness of about 440 nm at a temperature of, for instance, 600° C. Subsequently, patterning is conducted for the polysilicon layer and the gate oxide film 6 using a resist formed by photolithography etching. This allows the gate oxide film 6 and the gate electrode 7 to be left in the trench 5 .
- the interlayer insulation film is subjected to patterning to form a contact hole connected to the n + -type source region 4 and the p + -type contact region 8 , while forming another contact hole on another cross-sectional surface in connection to the gate electrode 7 .
- an electrode material is formed in film so as to infill the contact holes, after which patterning is conducted on the electrode material to form the source electrode 10 and the gate lead wire 11 .
- the drain electrode 12 is formed on the rear surface of the n + -type substrate 1 , thereby completing the MOSFET M 1 shown in FIG. 1 .
- a MOSFET M 2 of an accumulation-type trench gate structure of a second embodiment according to the present invention will be described below with reference to FIG. 4 .
- the MOSFET M 2 of the present embodiment has the same fundamental structure as that of the MOSFET M 1 of the first embodiment set forth above. Thus, the MOSFET of the present embodiment will be described below with a focus on points different from the MOSFET M 1 of the first embodiment.
- FIG. 4 is a cross-sectional view of the MOSFET M 2 of the accumulation-type trench gate structure of the present embodiment.
- the p-type base regions 3 are spaced from the sidewalls of the trench 5 each by a given distance to provide a structure with the n ⁇ -type drift layer 2 remaining in an n-type channel layer 30 .
- MOSFET M 2 of such an accumulation-type trench gate structure of the present embodiment will operate in a manner described below.
- the SiC Under a condition before a gate voltage is applied to the gate electrode 7 , first, the SiC has an impurity concentration up to a maximum of a value of 1.0 ⁇ 10 19 /cm 3 . In this case, the SiC has an intrinsic potential of about 3V and, hence, even if the source electrode 10 lies at 0V, the p-type base regions 3 have behaviors to lie at ⁇ 3V. Therefore, depletion layers expand from the p-type base regions 3 to cause vicinities of the p-type base regions 3 to behave as insulating bodies. Accordingly, even if the drain electrode 12 is applied with a positive voltage, the n-type channel layers 30 behave as insulating bodies. Thus, no electron can reach the n-type channel layers 30 and, thus, no electric current flows between the source electrode 10 and the drain electrode 12 .
- the MOSFET M 2 takes the form of a structure in which among areas of the gate oxide film 6 , an area formed on the bottom wall of the trench 5 has a greater thickness than those of the other areas formed on the sidewalls of the trench 5 .
- the MOSFET M 2 has the p + -type deep layers 9 each having a depth equal to or greater than that of the trench 5 .
- the depletion layers each present at a PN junction between the p + -type deep layer 9 and the n ⁇ -type drift layer 2 , remarkably extend into the n ⁇ -type drift layer 2 and, thus, a high voltage, resulting from an affect caused by the drain voltage, is hardly applied to the gate oxide film 6 .
- the drain electrode 12 Upon confirming the occurrence of electric field intensity under simulations, if the drain electrode 12 was applied with 1200V, among the areas of the gate oxide film 6 , the area of the gate oxide film 6 , formed at the bottom wall of the trench 5 , had an electric field intensity of 4.3 MV/cm. This electric field intensity remained at a level in which no breakdown of the gate oxide film 6 occurred with the electric field concentration. Therefore, even if the drain electrode 12 is applied with 1200V, the gate oxide film 6 is not ruptured and can achieve a withstand voltage of 1200V.
- the gate electrode 7 is applied with a gate voltage of 20V and the n-type channel layers 30 function as accumulation-type channels.
- electrons, charged from the source electrode 10 pass from the n + -type source regions 4 to the n-type channel layers 30 and subsequently reach the n ⁇ -type drift layer 2 .
- This enables an electric current to flow between the source electrode 10 and the drain electrode 12 .
- calculating the resistance revealed a value of 1.9 m ⁇ cm 2 .
- the MOSFET M 2 of the accumulation-type trench gate structure can have the same advantageous effects as those of the MOSFET M 1 of the first embodiment.
- FIGS. 5A to 5C are views showing the voltage potential distributions indicated on equipotential lines with a distance of 10V while the p-type base region 3 and the p + -type deep layer 9 have surfaces (on an uppermost part) of 0V.
- FIGS. 6A to 6C are views showing the electric field distributions. In FIGS. 5A to 5C and FIGS.
- affixes “A”, “B” and “C” represent a first case in which the gate oxide film 6 has the same film thickness as those of the sidewall and the bottom wall of the trench 5 with no formation of the p + -type deep layer 9 , a second case in which the gate oxide film 6 has a greater film thickness on the bottom wall of the trench 5 than that of the sidewall with no formation of the p + -type deep layer 9 , a third case in which, like the MOSFET M 2 of the present embodiment, the gate oxide film 6 has a greater film thickness on the bottom wall of the trench 5 than that of the sidewall with the p + -type deep layer 9 being formed.
- forming the p + -type deep layer 9 while permitting the gate oxide film 6 to have the greater film thickness on the bottom wall of the trench 5 than that on the sidewall thereof enables the gate oxide film 6 to have the equipotential lines spaced in adequate distance.
- the method of manufacturing the MOSFET M 2 of such a trench gate structure set forth above may suffice to be carried out merely by altering the mask pattern for the p-type base regions 3 to be formed in contrast to the method of manufacturing the MOSFET M 1 of the first embodiment.
- a MOSFET M 3 of an accumulation-type trench gate structure of a third embodiment according to the present invention will be described below with reference to FIG. 7 .
- the MOSFET M 3 of the present embodiment differs from the MOSFET M 2 of the trench gate structure of the second embodiment in respect of reserve layers being additionally provided.
- the MOSFET M 3 of the present embodiment has the same fundamental structure as that of the MOSFET M 2 of the second embodiment and, hence, description will be made with a focus on such a differing point.
- FIG. 7 is a cross-sectional view of the MOSFET M 3 of the accumulation-type trench gate structure of the present embodiment.
- the MOSFET M 3 of the present embodiment has areas, placed beneath the p + -type deep layers 9 at positions below the bottom wall of the trench layer 5 , which have p-type reserve regions 40 .
- Each of the p-type reserve regions 40 has a lower concentration than that of the p + -type deep layer 9 .
- the p-type reserve regions 40 are formed in a depth position of, for instance, 0.7 ⁇ m from a lower portion of the p + -type deep layers 9 and a lower portion of the trench layer 5 with a p-type impurity concentration of 1 ⁇ 10 17 /cm 3 .
- p-type reserve regions 40 results in a capability of achieving a further reduction in electric fields present in the areas beneath the trench gate 5 .
- This enables the gate oxide film 6 to lower an electric field intensity to a level of 2.3 MV/cm under a situation where the drain electrode 12 is applied with 1200V.
- the p-type reserve regions 40 have functions to alleviate electric fields of depletion layers in the SiC, making it possible to increase a withstand voltage up to a level of 1360V.
- calculating the resistance in this case revealed a value of 3.3 m ⁇ cm 2 .
- the MOSFET M 3 of the present embodiment makes it possible to have the gate oxide film 6 having the voltage potential distribution in adequately widened equipotential lines than those achieved in the MOSFET in which the p-type reserve layers 40 , shown in FIG. 5C , are not formed.
- the MOSFET M 3 of the present embodiment can adequately alleviate the electric field concentration in the gate oxide film 6 in a further effective fashion than that achieved in the MOSFET in which the p-type reserve layers 40 , shown in FIG. 6C , are not formed.
- the MOSFET M 3 of such a trench structure can be obtained by merely adding several steps to those of the method of manufacturing the MOSFET M 2 of the second embodiment shown in FIG. 2 . These steps include forming the trench 5 and the trenches 20 for forming the p-type deep layers 9 on the MOSFET M 2 , placing a mask on the MOSFET to cover an area except for the trench 5 and the trenches 20 and, subsequently, ion implanting a p-type impurity onto bottom walls of the trench 5 and the trenches 20 with the activation being subsequently conducted.
- a MOSFET M 4 of an accumulation-type trench gate structure of a fourth embodiment according to the present invention will be described below with reference to FIG. 9 .
- the MOSFET M 4 of the present embodiment differs from the MOSFET M 3 of the accumulation-type trench gate structure of the third embodiment in that the MOSFET M 4 of the present embodiment has areas provided with low resistance layers.
- the MOSFET M 4 of the present embodiment has the same fundamental structure as that of the MOSFET M 3 of the third embodiment and, hence, description will be will be made with a focus on only such a differing point.
- FIG. 9 is a cross-sectional view of the MOSFET M 4 of the accumulation-type trench gate structure of the present embodiment.
- the MOSFET M 4 further includes n + -type low resistance layers 50 each formed in an area below the p-type base region 3 at a position spaced therefrom and between at least the p + -type deep layer 9 and the trench 5 (also between the gate oxide film 6 and the reserve layer 40 ).
- the n + -type low resistance layer 50 has the same concentration as that of, for instance, the n + -type source region 4 .
- n + -type low resistance layers 50 in the MOSFET M 4 enables the same to have the n ⁇ -type drift layer 2 with low resistance, making it possible to lower on resistance.
- the MOSFET M 4 of such an accumulation-type trench gate structure of the present embodiment can be manufactured in an easy manner. That is, during the formation of the n ⁇ -type drift layer 2 , increasing a concentration of the n ⁇ -type drift layer 2 in localized film areas such that the n + -type low resistance layers 50 are formed with higher concentrations.
- the trench 5 , the p + -type deep layers 9 and the p-type reserve layers 40 are formed in a layout as shown in FIG. 9 , thereby enabling the MOSFET M 4 to be manufactured.
- a MOSFET M 5 of an accumulation-type trench gate structure of a fifth embodiment according to the present invention will be described below with reference to FIG. 10 .
- the MOSFET M 5 of the present embodiment differs from the MOSFET M 2 of the accumulation-type trench gate structure of the second embodiment in that the MOSFET M 5 of the present embodiment further includes an n-type channel layer 30 formed by epitaxial growth. Accordingly, the MOSFET M 5 of the present embodiment has the same fundamental structure as that of the MOSFET M 2 of the second embodiment and, hence, description will be will be made with a focus on only such a differing point.
- FIG. 10 is a cross-sectional view of the MOSFET M 5 of the accumulation-type trench gate structure of the present embodiment.
- the MOSFET M 5 includes the n-type channel layer 30 with a given film thickness that is formed in an overall area covering the bottom wall and the sidewalls of the trench 5 .
- the n-type channel layer 30 has a surface on which the gate oxide film 6 is formed. Even with such a structure, the MOSFET M 5 of the accumulation-type trench gate structure of the present embodiment has the same advantageous effects as those of the MOSFETs of the second to fourth embodiments.
- the concentration of the n-type channel layer 30 can be controlled independently of the n ⁇ -type drift layer 2 , the concentration of the n-type channel layer 30 can have a higher concentration of impurity than that of the n ⁇ -type drift layer 2 . That is, the n-type channel layer 30 can be formed with an impurity concentration of, for instance, 2.0 ⁇ 10 16 /cm 3 . This enables a reduction in on resistance to a lower level than that achieved when the n-type channel layer 30 has the same concentration as that of the n ⁇ -type drift layer 2 when it has the impurity concentration of 8.0 ⁇ 10 15 /cm 3 .
- the n-type channel layer 30 With the n-type channel layer 30 formed with such an impurity concentration, the n-type channel layer 30 has an on resistance of 1.7 m ⁇ cm 2 , making it possible to achieve a further reduction in on resistance than that of the MOSFET M 2 of the second embodiment.
- the MOSFET M 5 of such an accumulation-type trench gate structure of the present embodiment can be manufactured in the approximately same manufacturing method as that described above with reference to the first embodiment. That is, upon conducting the steps shown in FIG. 3B , the trench 5 is formed with an n-type impurity layer by epitaxial growth, after which it may suffice for the gate oxide film 6 and the gate electrode 7 to be formed on the surfaces of the n-type channel layers 30 . However, when forming the n-type channel layers 30 in the epitaxial growth, the substrate surface is also formed with the n-type channel layer 30 . Thus, it may be preferable to conduct a step of removing the n-type channel layer 30 from the substrate surface.
- the step of forming the contact hole enables the n + -type source regions 4 and the p + -type contact regions 8 to be electrically connected to each other via the n-type channel layers 30 .
- the n-type channel layers 30 are left intact.
- MOSFET 5 has been described above as a modified form of the second embodiment with the n-type channel layers 30 formed in the epitaxial growth, it will be appreciated that the MOSFETs of the third and fourth embodiments may also have the n-type channel layers 30 to be formed by epitaxial growth.
- a MOSFET M 6 of an accumulation-type trench gate structure of a sixth embodiment according to the present invention will be described below with reference to FIG. 11 .
- the MOSFET M 6 of the present embodiment differs from the MOSFET M 2 of the accumulation-type trench gate structure of the second embodiment in that the MOSFET M 6 of the present embodiment includes metallic layers each in the form of a Schockley diode provided in place of the p + -type contact layers 8 and the p + -type deep layers 9 .
- Each of the metallic layers 50 is made of material such as, for instance, Ti or Ni with a work function difference between the metallic layer 50 and the n ⁇ -type drift layer 2 permitting the Schockley diode to be formed.
- the MOSFET M 6 formed with the Schockley diodes even if the drain electrode of the MOSFET M 6 is applied with a positive voltage, no probability takes place for an electric current to flow from the n ⁇ -type drift layer 2 to the source electrode 10 provided that the positive voltage is 1200V or less.
- the MOSFET M 6 of such a structure since the MOSFET M 6 includes PN diodes provided in the form of the Schockley diodes, the MOSFET M 6 can be formed in a structure having a high withstand surge current.
- MOSFET M 6 of such a trench gate structure will be described below.
- the MOSFET M 6 of such a trench gate structure can be manufactured in the same method as those of manufacturing the MOSFETs of the first and second embodiments. Therefore, the method of manufacturing the MOSFET M 6 of the present embodiment will be described mainly with a focus on points different from those of the first and second embodiments to omit redundant description on the same parts.
- FIGS. 12A to 12C are cross-sectional views, showing a part of steps for manufacturing the MOSFET M 6 of the accumulation-type trench gate structure of the present embodiment, which represent only a part of the MOSFET M 6 in areas different from that of the first embodiment.
- the re-type drift layer 2 is formed on the n + -type substrate 1 by epitaxial growth, after which the p-type base regions 3 and the n + -type source regions 4 are formed on the n ⁇ -type drift layer 2 upon using a mask. Then, only the trench 5 is formed in the n ⁇ -type drift layer 2 by etching with the use of a mask (not shown). Thereafter, the gate oxide film 6 and the gate electrode 7 are formed in the trench 5 as shown in FIG. 12A . In succeeding step, as shown in FIG. 12B , the trenches 20 are formed in forming scheduled regions for the metallic layers 60 by etching with the use of a mask (not shown). As shown in FIG. 12C , thereafter, the metallic layers 60 are infilled in the trenches 20 for placements therein. Subsequently, conducting the same steps as those of the first and second embodiments enables the MOSFET M 6 of the present embodiment to be manufactured.
- the metallic layers 60 may be parts of the source electrodes 10 and, hence, the metallic layers 50 have no need to be flattened. Therefore, a grinding step for the flattening can be omitted, thereby providing a simplified manufacturing process. Accordingly, this minimizes the occurrence of damage to the MOSFET, permitting the MOSFET to have a further increased operating quality.
- MOSFET M 6 of the accumulation-type trench gate structure of the present embodiment has been described above with reference to a structure in which the metallic layers 50 are applied to the MOSFET M 2 of the accumulation-type trench gate structure of the second embodiment, the concept of the present invention may be applied to the structures of the MOSFETs of the first, third and fourth embodiments.
- the present invention has been described above with reference to the various embodiments related to examples of the n-channel type MOSFETs in which the first electrically conductive type is of the n-type and the second electrically conductive type is of the p-type, the present invention may be applied to a MOSFET of a p-channel type with various component elements being inverted in electrically conductive types. Further, although the present invention has been described above with reference to the examples of the MOSFETs of the trench gate structure, the present invention may be applied to an IGBT (Insulated Gate Bipolar Transistor) of a similar trench structure.
- IGBT Insulated Gate Bipolar Transistor
- the IGBT can be obtained by merely altering the MOSFETs so as to convert the n-type of the electrically conductive type of the substrate 1 to the p-type in the first to fourth embodiments with other parts having the same structures as those of the MOSFETs of the first to fourth embodiments and manufactured in the same method as those of the first and fourth embodiments.
- the present invention has been described above with reference to the first embodiment in which the trench 5 and the trenches 20 , for the p + -type deep layers 9 to be formed, are concurrently prepared, it doesn't matter if these parts are separately formed. In this case, it doesn't matter if any of the trenches 5 and 20 is formed first. In this case, only the trenches 20 may be formed first, after which p + -type layers 22 are formed on the trenches 20 before forming the trench 5 and subjected to CMP (Chemical Mechanical Polishing) grinding to allow only the p + -type layers 22 to be left. This enables a process to be preferably implemented on the ground of infilling the trenches 20 with the p + -type layers 22 .
- CMP Chemical Mechanical Polishing
- the p-type base regions 3 and the n + -type source regions 4 are formed before the trench 5 is formed, the p-type base regions 3 and the n + -type source regions 4 may be formed after the trench 5 is formed.
- the p-type reserve layers 40 may be formed on the MOSFET of the inversion-type trench gate structure like that of the first embodiment.
- the various embodiments have been described above with reference to the case wherein the p-type base regions 3 and the n + -type source regions 4 are formed by ion-implantation, these regions may be provided by sequentially forming a p-type layer and an n-type layer on the n ⁇ -type drift layer 2 .
- the trenches 20 may be provided to form the p + -type deep layers 9 after the n + -type source regions 4 are formed.
- the gate oxide film 6 may be formed with a thickness greater than that of the sidewall at the bottom wall of the trench 5 even when the trench 5 is formed in the [1-100] direction with the use of a (0001) Si-plane. Even with such a structure, adopting the same structures as those of the various embodiments set forth above enables the same advantageous effects as those of the various embodiments to be obtained.
- the gate oxide film 6 when using the (0001) Si-plane, an oxidizing rate is one-half of an “a”-plane. Therefore, when forming the gate oxide film 6 only by thermal oxidation, the gate oxide film 6 has the sidewall whose thickness is one-half of the thickness of the bottom wall of the trench 5 . Accordingly, the gate oxide film 6 may be prepared by thermal oxidation to allow the sidewall of the bottom wall of the trench 5 to reach a thickness of 20 nm while the remnant part of 80 nm can be prepared by a CVD (Chemical Vapor Deposition) method.
- CVD Chemical Vapor Deposition
- a film thickness, when a film is formed, is independent of a plane direction and, hence, the gate oxide film 6 has the same thickness as that of the bottom wall of the trench 5 .
- the depth of the p + -type deep layers 9 may be preferably made to be deeper by a value of 1.5 ⁇ m and the n ⁇ -type drift layer 2 may be preferably made to have a concentration altered from a value of 8.0 ⁇ 10 15 /cm 3 to a value of 5.0 ⁇ 10 15 /cm 3 .
- on resistance having a value of 1.9 m ⁇ cm 2 , increases to a value of 2.7 m ⁇ cm 2 .
Abstract
Description
- This application is related to Japanese Patent Application No. 2007-288545, filed on Nov. 6, 2007, the content of which are hereby incorporated by reference.
- 1. Technical Field of the Invention
- The present invention relates to silicon carbide semiconductor devices and, more particularly, to a silicon carbide semiconductor device (hereinafter referred to as “SiC”) having a trench gate, and a related manufacturing method.
- 2. Description of the Related Art
- In recent years, a SiC has been getting a lot of attention as raw material for power devices with increased electric-field breakdown strength. Due to the SiC semiconductor device formed with increased electric-field breakdown strength, the SiC semiconductor device is able to controllably switch a flow of large electric current. Therefore, the SiC semiconductor device has been expected to have applications to a control of a motor of a hybrid vehicle.
- In order for the SiC semiconductor device to pass a further increased electric current, the SiC semiconductor device needs to have an increased channel density. To this end, a silicon transistor has been put into practical use upon adopting a MOSFET of a trench gate structure. It is natural for the trench gate structure to be applied to the SiC semiconductor device. However, applying such a trench gate structure to the SiC semiconductor device A has resulted in a serious issue. That is, the SiC semiconductor device has the increased electric-field breakdown strength ten times that of the silicon semiconductor device. Thus, the SiC semiconductor device has been used under a condition applied with a voltage approximately ten times greater than that applied to the silicon semiconductor device. Thus, a gate insulation film, formed in a trench so as to penetrate the SiC, is subjected to an electric field with an intensity ten times greater than that applied to the silicon semiconductor device, causing an issue to arise with a consequence of the gate insulation film being easily broken at corner areas of the trench. Upon making a calculation on such an electric field by simulation, it has been revealed that if a drain is applied with 1200V, then an electric field of 10 MV/cm is concentrated on the gate insulation film of the trench. Accordingly, in order to withstand such a high electric field concentration in actual use, the electric field concentration needs to be 5 MV/cm or less, i.e., one-half of the electric field concentration occurring on the gate insulation film.
- Devices, which can address such an issue, include a SiC semiconductor device that is disclosed in Japanese Patent Application Publication 9-199724. With such a SiC semiconductor device, a trench gate has been designed to have sidewalls and a bottom wall whose thickness is made thicker than that of the sidewall with a view to minimizing the degree of electric field concentration at the bottom wall of the trench. More particularly, a trench gate structure on “a” (1120) plane has been prepared using a (000-1) c-plane substrate with 4H SiC. When using such a c-plane substrate to prepare a gate oxide film in the trench, having the trench sidewall placed on the “a” plane and the bottom wall placed on “c” plane, by thermal oxidation, the “c” plane has an oxidation rate five times greater than that of the “a” place. This enables the oxidizing film of the trench bottom wall to have a film thickness five times greater than that of the sidewall. This makes it possible to minimize the degree of electric field concentration at the bottom wall of the trench.
- A simulation has been conducted on such a structure in which the SiC semiconductor device has an increased gate insulation film at the bottom wall of the trench with the trench sidewall having a film thickness of, for instance, 40 nm and the trench bottom wall having a film thickness of 200 nm. Upon making a calculation based on such a simulation, it has been confirmed that when the drain is applied with 1200V, the degree of electric field concentration on the gate insulation film of the trench is reduced to a level of 6.7 MV/cm. It has been found that such a reduction in electric field concentration remains inadequate and the electric field concentration needs to be further decreased.
- The present invention has been completed with a view to addressing the above issues and has an object to provide a SiC semiconductor device operative to achieve a further reduction in an electric field concentration at a gate oxide film formed in a trench and a related manufacturing method.
- To achieve the above object, one aspect of the present invention provides a SiC semiconductor device composed of an inversion-type trench gate structure MOSFET. The MOSFET includes a trench formed with a gate oxide film. The gate oxide film has a bottom wall and a sidewall with the bottom wall having a greater thickness than that of the sidewall. Controlling a voltage applied to a gate electrode allows a channel region to be formed on a surface area of a base region located at the sidewall of the trench. This allows an electric current to flow between first and second electrodes via a source region and a drift layer. With such a semiconductor device, a second electrically conductive type deep layer is located in an area spaced from the trench with the base region being intervened. The deep layer is formed to have a depth approximately equal to or greater than that of the trench and has a concentration approximately equal to or greater than that of the base region.
- Thus, the SiC semiconductor device of the present embodiment takes the form of a structure provided with the deep layer having the depth approximately equal to or greater than that of the trench. This allows a depletion layer, present in a PN junction between the deep layer and the drift layer, to remarkably extend to the drift layer, making it difficult for a high voltage, resulting from an affect caused by a drain voltage, to be applied to the gate oxide film. This enables an electric field concentration in the gate oxide film, i.e., an electric field concentration in the gate oxide film especially at the bottom wall of the trench to be alleviated.
- Although the present invention has been described above with reference to the SiC semiconductor device of the inversion-type trench gate structure, the present invention may be implemented in a modified structure. That is, a SiC semiconductor device composed of an accumulation-type trench gate structure MOSFET can adopt the same structure as that mentioned above with the resultant same advantageous effects as those mentioned above. With such an accumulation-type trench gate structure MOSFET, controlling a voltage applied to the gate electrode results in a control of a channel formed in a first electrically conductive type channel layer between the sidewall of the trench and the base region. This allows an electric current to flow between the first and second electrodes via the source region and the drift layer.
- The SiC semiconductor device may preferably further include, for instance, second electrically conductive type contact regions, spaced in placement from the trench so as to sandwich the source region to allow the base regions to be electrically connected to the first electrode, each of which has a higher concentration than that of the base region. In this case, the deep layer is placed beneath the contact region to be unitarily formed with the contact region. The deep layer has a second electrically conductive type impurity concentration ranging from, for instance, 1.0×1017/cm3 to 1.0×1020/cm3. Further, the deep layer may be preferably arranged to have a depth of, for instance, 1.5 to 3.5 μm from a surface of the base region.
- The SiC semiconductor device may preferably further comprise a second electrically conductive type reserve layer, formed on the drift layer in an area below the trench and the deep layer, which has a lower concentration than that of the deep layer.
- With such a reserve layer being provided, an electric field of an area beneath the trench can be further reduced, enabling further improved effects to be obtained.
- The SiC semiconductor device may preferably further comprise a first electrically conductive type low resistance region, formed in an area between the sidewall of the trench and the deep layer, which has a higher concentration than that of the drift layer.
- With such a low resistance region being provided, the drift layer can have further lowered resistance, enabling a reduction on resistance. Such a low resistance region may be provided not only in the area between the sidewall of the trench and the deep layer but also in an area between the sidewall of the trench and the reserve layer.
- Although the above description has been directed to the case in which the deep layer is provided, further, the deep layer may be replaced by a metallic layer that cooperates with the drift layer to provide a structure acting as a Schockley diode. With such a Schockley diode having a fast reacting speed being provided, the SiC semiconductor device can be formed in a structure with an increased withstand surge voltage.
- The SiC semiconductor device can be manufactured in a method as described below.
- For instance, the method of manufacturing the SiC semiconductor device comprises the steps of: preparing a first or second electrically conductive type substrate made of 4H SiC and having a surface on a (000-1) c-plane or a (0001) Si-plane; forming a drift layer on the substrate with the first electrically conductive type SiC with a lower impurity concentration that that of the substrate; forming a base region on the drift layer by ion-implanting a second electrically conductive type impurity in a given position spaced from a surface of the drift layer; forming a source region with the first electrically conductive type SiC with a higher concentration than that of the drift layer by ion-implanting a first electrically conductive type impurity on a surface layer portion of the base region in an area within the base region; forming a trench-gate forming trench in an area penetrating a surface of the drift layer to pass through the source region and the base region to reach the drift layer and including a sidewall having a surface extending in a [11-20] direction or a [1-100] direction; forming a deep-layer forming trench in an area spaced from the trench-gate forming trench by a given distance and having a depth equal to or greater than that of the trench-gate forming trench; infilling the deep-layer forming trench with a second electrically conductive type deep layer with a higher concentration than that of the base region; forming a gate oxide film over a surface of the trench-gate forming trench by thermal oxidation; forming a gate electrode on the gate oxide film in the trench-gate forming trench; forming a first electrode electrically in electrical connection to the source region; and forming a second electrode on the substrate at a rear surface thereof. Such a method enables the SiC semiconductor device of the inversion-type trench gate structure to be manufactured.
- During the step of forming the base region, further, a plurality of base regions are formed at positions each spaced from the sidewall of the trench by a given distance. In addition, during the step of forming the trench-gate forming trench, the trench-gate forming trench is formed in an area between the plural base regions. The trench-gate forming trench is formed so as to extend from a surface of the drift layer to an area deeper than the source region and the base region and spaced from the base regions by a given distance with the sidewall laying on a surface extending in the [11-20] direction or the [1-100] direction.
- In these cases, the step of forming a trench-gate forming trench and the step of forming a deep-layer forming trench may preferably allow the trench-gate forming trench and the deep-layer forming trench to be simultaneously formed. With such steps being carried out, the trench forming steps can be simplified.
- With the method of manufacturing the SiC semiconductor device, before infilling the deep layer after forming the trench-gate forming trench and the deep-layer forming trench, a second electrically conductive impurity may be preferably ion implanted onto bottom walls of the trench-gate forming trench and the deep-layer forming trench. This allows a reserve layer to be formed with a lower concentration than that of the deep layer.
- Further, during the step of forming the drift layer, a step may be preferably carried out for forming a first electrically conductive type low resistance region in an area deeper than the base region with the drift layer having a high concentration. During the step of forming the low resistance region, the low resistance region may be preferably formed in a position between the trench-gate forming trench and the deep layer. This allows the drift layer to have lowered resistance, thereby enabling a reduction in on resistance.
-
FIG. 1 is a cross-sectional view of a MOSFET of an inversion-type trench gate structure of a first embodiment according to the present invention. -
FIGS. 2A to 2C are cross-sectional views showing how the trench gate type MOSFET, shown inFIG. 1 , is manufactured. -
FIGS. 3A to 3C are cross-sectional views showing other steps, subsequent to the steps shown inFIGS. 2A to 2C , for manufacturing the trench gate type MOSFET shown inFIG. 1 . -
FIG. 4 is a cross-sectional view of a MOSFET of an accumulation-type trench gate structure of a second embodiment according to the present invention. -
FIGS. 5A to 5C are cross-sectional views showing electric field distribution patterns on a simulation when assumed that a drain electrode is applied with 1200V. -
FIGS. 6A to 6C are cross-sectional views showing other electric field distribution patterns on the simulation when assumed that the drain electrode is applied with 1200V. -
FIG. 7 is a cross-sectional view of a MOSFET of an accumulation-type trench gate structure of a third embodiment according to the present invention. -
FIGS. 8A and 8B represent electric field distribution patterns on the simulation when assumed that the drain electrode is applied with 1200V. -
FIG. 9 is a cross-sectional view of a MOSFET of an accumulation-type trench gate structure of a fourth embodiment according to the present invention. -
FIG. 10 is a cross-sectional view of a MOSFET of an accumulation-type trench gate structure of a fifth embodiment according to the present invention. -
FIG. 11 is a cross-sectional view of a MOSFET of an accumulation-type trench gate structure of a sixth embodiment according to the present invention. -
FIGS. 12A to 12C are cross-sectional views showing how the trench gate type MOSFET, shown inFIG. 11 , is manufactured. - Now, silicon carbide semiconductor devices and methods of manufacturing silicon carbide semiconductor device of various embodiments according to the present invention will be described below in detail with reference to the accompanying drawings. However, the present invention is construed not to be limited to such embodiments described below and technical concepts of the present invention may be implemented in combination with other known technologies or technology having functions equivalent to such known technologies.
- In the following description, like references characters designate like or corresponding component parts throughout the several views.
- A silicon carbide (SiC) semiconductor device of a first embodiment according to the present invention will be described below in detail with reference to
FIGS. 1 to 3 . Here, a MOSFET of an inversion-type trench gate structure will be described as an element incorporated in the SiC semiconductor device. -
FIG. 1 is a cross-sectional view of the MOSFET of such a trench gate structure of the present embodiment. AlthoughFIG. 1 shows the MOSFET in terms of only one cell, it will be appreciated that the semiconductor device takes the form of a structure including a plurality of MOSFETs juxtaposed to each other with the same structures as that of the MOSFET shown inFIG. 1 . - As shown in
FIG. 1 , the MOSFET M1 employs an n+-type substrate 1 as a semiconductor substrate, which has a surface laying on a (000-1) c-plane with a thickness of about 300 μm while containing a nitrogen (an n-type impurity) concentration of approximately 1.0×1019/cm3. The n+-type substrate 1 has one surface on which an n−-type drift layer 2 is formed with a nitrogen concentration of approximately, for instance, 8.0×1015/cm3 and a thickness of approximately 15 μm. The n−-type drift layer 2 has a surface part on which p-type base regions 3 are formed having upper layer portions formed with n+-type source regions 4. - The p-
type base regions 3 have a boron or aluminum (a p-type impurity) concentration of approximately, for instance, 1.0×1017/cm3 with a thickness of approximately 0.7 μm. The n+-type source regions 4 have surface parts having a nitrogen concentration (surface concentration) of approximately, for instance, 1.0×1021/cm3 with a thickness of approximately 0.3 μm. - Further, a
trench 5 is formed in a depth extending through the n+-type source regions 4 and the p-type base regions 3 to reach the n−-type drift layer 2 and has a width of approximately 2.0 μm with a depth of approximately 2.0 μm. Thetrench 5 has sidewalls 5 a placed in contact with the p-type base regions 3 and the n+-type source regions 4. Thetrench 5 has an inner wall surface covered with agate oxide film 6 having a surface formed with agate electrode 7 made of doped Poly-Si, with which thetrench 5 is infilled. - The
trench 5 has abottom wall 5 b laying on the same (000-1) c-plane as that of the n+-type substrate 1 andsidewalls 5 a each having, for instance, “a”-(11-20) plane, i.e., a plane extending in a [11-20] direction. Thegate oxide film 6 is formed by thermally oxidizing the surface of thetrench 5. This allows the bottom wall of thetrench 5 to have an oxidizing rate about five times faster than that of the sidewall of thetrench 5. Therefore, thegate oxide film 6 has a thickness of approximately 40 nm at the sidewall of thetrench 5 and a thickness of approximately 200 nm on the bottom wall of thetrench 5. - Further, the MOSFET M1 includes p+-
type contact regions 8 formed in areas opposite to a central area between the p-type base regions 3, between which thetrench 5 is located, i.e., thetrench 5 with the n+-type source regions 4 being intervened. In addition, p+-typedeep layers 9 are formed in areas beneath the p+-type contact regions 8, respectively, so as to have a depth greater than those of the p-type base regions 3. With the present embodiment, the p+-type contact regions 8 and the p+-typedeep layers 9 are formed in unitary structures and made of boron or aluminum with a concentration ranging from 1.0×1017/cm3 to 1.0×1020/cm3. The p+-typedeep layers 9 have a depth equal to or greater than that of thetrench 5. In addition, the p+-typedeep layers 9 are spaced from the sidewalls of thetrench 5, respectively, by a given distance available to be suitably adjusted within a range of approximately, for instance, 2 to 5 μm. - Further, although the p+-type
deep layers 9 can be formed to be deeper than thetrench 5 by a depth of 2.0 μm or more, the p+-typedeep layers 9 may have the same depth as that of thetrench 5 with a structure shown inFIG. 1 when simultaneously forming the p+-typedeep layers 9 with the trench in a manner described below. - Furthermore, a
source electrode 10 is formed on surfaces of the n+-type source region 4 and the p+-type contact region 8 and agate lead wire 11 is connected to a surface of thegate electrode 7. Thesource electrode 10 and thegate lead wire 11 are made of a plurality of metals (such as, for instance, Ni/Al or the like), respectively. In this case, an area held in contact with at least n-type SiC (i.e., particularly thegate electrode 7 with the n+-type source region 4 and thegate electrode 7 being n-doped in structure) is made of metal that can be kept in an ohmic contact with the n-type SiC. Another area held in contact with at least a p-type SiC (i.e., particularly thegate electrode 7 with the p+-type contact regions 8 and thegate electrode 7 being n-doped in structure) is made of metal that can be kept in an ohmic contact with the p-type SiC. Also, thesource electrode 10 and thegate lead wire 11 may be formed on an interlayer dielectric film (not shown) to be electrically insulated from each other and thesource electrode 10 is electrically connected to the n+-type source region 4 and the p+-type contact region 8 via a contact hole formed in the interlayer dielectric film. In addition, thegate lead wire 11 is electrically connected to thegate electrode 7. - A
drain electrode 12 is electrically connected to the n+-type substrate 1 at a rear surface thereof. With such a structure, the MOSFET is formed in the inversion-type trench gate structure with an n-channel type. - With the MOSFET formed in such a structure, applying a gate voltage to the
gate electrode 7 allows the p-type base regions 3 to have areas, placed in contact with thegate oxide film 6 located on the sidewalls of thetrench 5, which provide inversion-type channels to allow an electric current to flow between thesource electrode 10 and thedrain electrode 12. - When this takes place, a high voltage (of, for instance, 1200V) of a value about ten times that of a voltage applied to a silicon device is used as the drain voltage. Therefore, due to an affect arising from such a high voltage, the
gate oxide film 6 is applied with an electric field of a value about ten times that applied to the silicon device, causing the electric field to concentrate on the gate oxide film 6 (especially in an area of thegate oxide film 6 at the bottom wall of the trench 5). However, with the MOSFET M1 of the present embodiment, the p+-typedeep layers 9 are formed with a depth equal to or greater than that of thetrench 5. This allows PN junctions each between the p+-typedeep layer 9 and the n−-type drift layer 2 to have a depletion layer extending toward the n−-type drift layer 2 in an increased depth, making it difficult for the high voltage to act on thegate oxide film 6 due to the affect of the drain voltage. - This makes it possible to alleviate the electric field concentration in the
gate oxide film 6, i.e., the electric field concentration of thegate oxide film 6 in an area at the bottom wall of thetrench 5. This results in a capability of preventing thegate oxide film 6 from being damaged. - Next, a method of manufacturing the trench gate type MOSFET, shown in
FIG. 1 , will be described below.FIGS. 2A to 2C andFIGS. 3A to 3C are cross-sectional views illustrating a process of manufacturing the trench gate type MOSFET shown inFIG. 1 . The method of manufacturing the trench gate type MOSFET will now be described below in detail with reference toFIGS. 2A to 2C andFIGS. 3A to 3C . - [Step Shown in
FIG. 2A ] - First, the n+-type substrate 1 is prepared having a surface formed with a (000-1) c-plane and having a nitrogen concentration of, for instance, 1.0×1019/cm3 with a thickness of about 300 μm. Then, the n−-
type drift layer 2 is formed on the n+-type substrate 1 by epitaxial growth so as to have a nitrogen concentration of, for instance, 8.0×1015/cm3 and a thickness of about 15 μm. - [Step Shown in
FIG. 2B ] - A low temperature oxide (LTO) mask is formed on a surface of the n−-
type drift layer 2 and then subjected to a photolithographic step. This allows the mask to be opened in a forming scheduled region for the p-type base region 3. Thereafter, a p-type impurity (such as, for instance, boron and aluminum) is ion implanted over the mask with the activation being initiated. This allows the p-type base region 3 to be formed with a boron or aluminum concentration of, for instance, 1.0×1017/cm3 with a thickness of about 0.7 μm. Subsequently, the mask is removed. - [Step Shown in
FIG. 2C ] - Mask layers, each made of, for instance, LTO or the like, are formed on the n−-
type drift layer 2 and the p-type base region 3 and subjected to a photolithographic step. This allows the masks to be opened in a forming scheduled region for the n+-type source region 4. Thereafter, an n-type impurity (such as, for instance, nitrogen) is ion implanted. Subsequently, activating implanted ions allows the n+-type source region 4 to be formed with a surface layer portion having, for instance, a nitrogen concentration of 1.0×1021/cm3 and a thickness of about 0.3 μm. Thereafter, the masks are removed. - [Step Shown in
FIG. 3A ] - Etching masks (not shown) are formed on the n−-
type drift layer 2, the p-type base region 3 and the n+-type source region 4, respectively, after which the etching masks are opened in a forming scheduled region for thetrench 5, forming scheduled regions for the p+-type contact region 8 and forming scheduled regions for the p+-typedeep layer 9. Thereafter, an anisotropic etching is conducted using the etching masks, after which an isotropic etching step or a sacrificed oxidizing step is carried out depending on needs. This allows thetrench 5 to be formed while concurrently forming the trenches (deep-layer forming trenches) 20 in the forming scheduled regions for the p+-type contact regions 8 and the forming scheduled regions for the p+-type deep layers 9. This enables the trench forming steps to be simplified. Thereafter, the etching masks are removed. - [Step Shown in
FIG. 3B ] - A
mask 21, made of, for instance, LTO or the like, is formed over all surfaces of thetrench 5, thetrenches 20 and the n−-type drift layer 2, after which of themask 21, masked portions formed in thetrenches 20 are removed. Then, a p+-type layer 22 is formed by epitaxial growth with boron or aluminum being doped on front surfaces. This allows thetrench layer 20, from which themask 21 is removed, to be infilled with the p+-type layer 22. Thereafter, Chemical Mechanical Polish (CMP) grinding is conducted to cause surfaces of the n-type drift layer 2, the p-type base regions 3 and the n+-type source regions 4 to be exposed, upon which themask 21 is removed from the inside of thetrench 5. Thus, the p+-type layer 22 is left in thetrenches 20, thereby forming the p+-type contact regions 8 and the p+-typedeep layers 9 in unitary structures. - [Step Shown in
FIG. 3C ] - A gate oxide film forming step is conducted, thereby forming the
gate oxide film 6. More particularly, thegate oxide film 6 is formed by gate oxidizing (thermal oxidizing) with a pyrogenic method using wet atmosphere. With such gate oxidizing, the bottom wall of thetrench 5 has the same (000-1) c-plane as that of the n+-type substrate 1, and the sidewall extending in the [11-20] direction, i.e., for instance, on a (1120) plane. This allows the bottom wall of thetrench 5 to have an increasing oxidizing rate about five times greater than that of thetrench 5 at the sidewall thereof. Therefore, thegate oxide film 6 has a thickness of about 40 nm on the sidewall of thetrench 5 and a thickness of about 200 nm on the bottom wall of thetrench 5. Thegate oxide film 6 is formed by thermally oxidizing the surface of thetrench 5. - Consecutively, a polysilicon layer, obtained by doping an n-type impurity, is formed on the surface of the
gate oxide film 6 in a film with a thickness of about 440nm at a temperature of, for instance, 600° C. Subsequently, patterning is conducted for the polysilicon layer and thegate oxide film 6 using a resist formed by photolithography etching. This allows thegate oxide film 6 and thegate electrode 7 to be left in thetrench 5. - Subsequent steps are carried out in a manner similar to those of the related art and, hence, are not shown in the drawings. After forming an interlayer insulation film (not shown), the interlayer insulation film is subjected to patterning to form a contact hole connected to the n+-
type source region 4 and the p+-type contact region 8, while forming another contact hole on another cross-sectional surface in connection to thegate electrode 7. In succeeding step, an electrode material is formed in film so as to infill the contact holes, after which patterning is conducted on the electrode material to form thesource electrode 10 and thegate lead wire 11. Then, thedrain electrode 12 is formed on the rear surface of the n+-type substrate 1, thereby completing the MOSFET M1 shown inFIG. 1 . - A MOSFET M2 of an accumulation-type trench gate structure of a second embodiment according to the present invention will be described below with reference to
FIG. 4 . The MOSFET M2 of the present embodiment has the same fundamental structure as that of the MOSFET M1 of the first embodiment set forth above. Thus, the MOSFET of the present embodiment will be described below with a focus on points different from the MOSFET M1 of the first embodiment. -
FIG. 4 is a cross-sectional view of the MOSFET M2 of the accumulation-type trench gate structure of the present embodiment. As will be clear fromFIG. 4 , the p-type base regions 3 are spaced from the sidewalls of thetrench 5 each by a given distance to provide a structure with the n−-type drift layer 2 remaining in an n-type channel layer 30. - The MOSFET M2 of such an accumulation-type trench gate structure of the present embodiment will operate in a manner described below.
- Under a condition before a gate voltage is applied to the
gate electrode 7, first, the SiC has an impurity concentration up to a maximum of a value of 1.0×1019/cm3. In this case, the SiC has an intrinsic potential of about 3V and, hence, even if thesource electrode 10 lies at 0V, the p-type base regions 3 have behaviors to lie at −3V. Therefore, depletion layers expand from the p-type base regions 3 to cause vicinities of the p-type base regions 3 to behave as insulating bodies. Accordingly, even if thedrain electrode 12 is applied with a positive voltage, the n-type channel layers 30 behave as insulating bodies. Thus, no electron can reach the n-type channel layers 30 and, thus, no electric current flows between thesource electrode 10 and thedrain electrode 12. - Next, during a turned-off state (with a gate voltage=0V, a drain voltage=1200V and a source voltage=0V), applying a voltage to the
drain electrode 12 allows depletion layers to expand from between the p-type base regions 3 and the n−-type drift layer 2 (involving the n-type channel layers 30). When this takes place, the p-type base regions 3 have an extremely higher concentration than that of the n−-type drift layer 2 and, hence, the depletion layers mostly expand to the n−-type drift layer 2. When this takes place, since the depletion layers expand in wider areas than those achieved when the drain lies at 0V, areas behaving as the insulating bodies expand in wider areas and, hence, no electric current flows between thesource electrode 10 and thedrain electrode 12. - Further, since the gate voltage lies at 0V, an electric field occurs between the drain and the gate. This causes an electric field concentration to occur on the bottom wall of the
gate oxide film 6. However, the MOSFET M2 takes the form of a structure in which among areas of thegate oxide film 6, an area formed on the bottom wall of thetrench 5 has a greater thickness than those of the other areas formed on the sidewalls of thetrench 5. In addition, the MOSFET M2 has the p+-typedeep layers 9 each having a depth equal to or greater than that of thetrench 5. Therefore, the depletion layers, each present at a PN junction between the p+-typedeep layer 9 and the n−-type drift layer 2, remarkably extend into the n−-type drift layer 2 and, thus, a high voltage, resulting from an affect caused by the drain voltage, is hardly applied to thegate oxide film 6. - This makes it possible to alleviate the occurrence of the electric field concentration in the
gate oxide film 6, i.e., the electric field concentration at, especially, the bottom wall of thetrench 5 among the areas of thegate oxide film 6. This results in a capability of preventing thegate oxide film 6 from being damaged. - Upon confirming the occurrence of electric field intensity under simulations, if the
drain electrode 12 was applied with 1200V, among the areas of thegate oxide film 6, the area of thegate oxide film 6, formed at the bottom wall of thetrench 5, had an electric field intensity of 4.3 MV/cm. This electric field intensity remained at a level in which no breakdown of thegate oxide film 6 occurred with the electric field concentration. Therefore, even if thedrain electrode 12 is applied with 1200V, thegate oxide film 6 is not ruptured and can achieve a withstand voltage of 1200V. - Meanwhile, during a turned-on state (with the gate voltage=20V, the drain voltage=2V and the source voltage=0V), the
gate electrode 7 is applied with a gate voltage of 20V and the n-type channel layers 30 function as accumulation-type channels. Thus, electrons, charged from thesource electrode 10, pass from the n+-type source regions 4 to the n-type channel layers 30 and subsequently reach the n−-type drift layer 2. This enables an electric current to flow between thesource electrode 10 and thedrain electrode 12. In addition, calculating the resistance revealed a value of 1.9 mΩ·cm2. - Thus, the MOSFET M2 of the accumulation-type trench gate structure can have the same advantageous effects as those of the MOSFET M1 of the first embodiment.
- For reference, a simulation was conducted on a voltage potential distribution and an electric field distribution for a case in which the
drain electrode 12 was applied with 1200V. Results are shown inFIGS. 5A to 5C andFIGS. 6A to 6C .FIGS. 5A to 5C are views showing the voltage potential distributions indicated on equipotential lines with a distance of 10V while the p-type base region 3 and the p+-typedeep layer 9 have surfaces (on an uppermost part) of 0V.FIGS. 6A to 6C are views showing the electric field distributions. InFIGS. 5A to 5C andFIGS. 6A to 6C , affixes “A”, “B” and “C” represent a first case in which thegate oxide film 6 has the same film thickness as those of the sidewall and the bottom wall of thetrench 5 with no formation of the p+-typedeep layer 9, a second case in which thegate oxide film 6 has a greater film thickness on the bottom wall of thetrench 5 than that of the sidewall with no formation of the p+-typedeep layer 9, a third case in which, like the MOSFET M2 of the present embodiment, thegate oxide film 6 has a greater film thickness on the bottom wall of thetrench 5 than that of the sidewall with the p+-typedeep layer 9 being formed. - As shown in
FIG. 5A , in a case where thegate oxide film 6 has the same film thickness over the areas present on the sidewall and the bottom wall of thetrench 5 and no p+-typedeep layer 9 is formed, it is apparent that thegate oxide film 6 has equipotential lines extremely narrowed in distance. As shown inFIG. 5B , on the contrary, permitting thegate oxide film 6 to have the greater film thickness on the bottom wall of thetrench 5 than that on the sidewall thereof enables thegate oxide film 6 to have the equipotential lines expanded in distance. However, since no p+-typedeep layer 9 is formed, thegate oxide film 6 is still hard to obtain the equipotential lines spaced in adequate distance. Like the MOSFET M2 of the present embodiment as shown inFIG. 5C , in contrast, forming the p+-typedeep layer 9 while permitting thegate oxide film 6 to have the greater film thickness on the bottom wall of thetrench 5 than that on the sidewall thereof enables thegate oxide film 6 to have the equipotential lines spaced in adequate distance. - As shown in
FIG. 6A , further, in a case where thegate oxide film 6 has the same film thickness over the areas present on the sidewall and the bottom wall of thetrench 5 and no p+-typedeep layer 9 is formed, it will be apparent that the electric field concentration occurs in thegate oxide film 6. As shown inFIG. 6B , furthermore, causing thegate oxide film 6 to have the greater film thickness on the bottom wall of thetrench 5 than that on the sidewall thereof enables thegate oxide film 6 to have a reduced electric field concentration. However, since the p+-typedeep layer 9 is not formed, thegate oxide film 6 has an inadequate field-concentration reducing effect. In contrast to these cases, as shown inFIG. 6C , forming the p+-typedeep layer 9 while permitting thegate oxide film 6 to have the greater film thickness on the bottom wall of thetrench 5 than that on the sidewall thereof enables thegate oxide film 6 to have the electric field concentration reduced to an adequately lower level. - Also, the method of manufacturing the MOSFET M2 of such a trench gate structure set forth above may suffice to be carried out merely by altering the mask pattern for the p-
type base regions 3 to be formed in contrast to the method of manufacturing the MOSFET M1 of the first embodiment. - A MOSFET M3 of an accumulation-type trench gate structure of a third embodiment according to the present invention will be described below with reference to
FIG. 7 . The MOSFET M3 of the present embodiment differs from the MOSFET M2 of the trench gate structure of the second embodiment in respect of reserve layers being additionally provided. The MOSFET M3 of the present embodiment has the same fundamental structure as that of the MOSFET M2 of the second embodiment and, hence, description will be made with a focus on such a differing point. -
FIG. 7 is a cross-sectional view of the MOSFET M3 of the accumulation-type trench gate structure of the present embodiment. As will be clear fromFIG. 7 , the MOSFET M3 of the present embodiment has areas, placed beneath the p+-typedeep layers 9 at positions below the bottom wall of thetrench layer 5, which have p-type reserve regions 40. Each of the p-type reserve regions 40 has a lower concentration than that of the p+-typedeep layer 9. The p-type reserve regions 40 are formed in a depth position of, for instance, 0.7 μm from a lower portion of the p+-typedeep layers 9 and a lower portion of thetrench layer 5 with a p-type impurity concentration of 1×1017/cm3. - Providing such p-
type reserve regions 40 results in a capability of achieving a further reduction in electric fields present in the areas beneath thetrench gate 5. This enables thegate oxide film 6 to lower an electric field intensity to a level of 2.3 MV/cm under a situation where thedrain electrode 12 is applied with 1200V. Further, the p-type reserve regions 40 have functions to alleviate electric fields of depletion layers in the SiC, making it possible to increase a withstand voltage up to a level of 1360V. In addition, calculating the resistance in this case revealed a value of 3.3 mΩ·cm2. - For reference, simulations were conducted on the MOSFET M3 of such a structure to check a voltage potential distribution and an electric field distribution for a case in which the
drain electrode 12 was applied with 1200V. Results are shown inFIGS. 8A and 8B . As shown inFIGS. 8A and 8B , the MOSFET M3 of the present embodiment makes it possible to have thegate oxide film 6 having the voltage potential distribution in adequately widened equipotential lines than those achieved in the MOSFET in which the p-type reserve layers 40, shown inFIG. 5C , are not formed. In addition, the MOSFET M3 of the present embodiment can adequately alleviate the electric field concentration in thegate oxide film 6 in a further effective fashion than that achieved in the MOSFET in which the p-type reserve layers 40, shown inFIG. 6C , are not formed. - Further, the MOSFET M3 of such a trench structure can be obtained by merely adding several steps to those of the method of manufacturing the MOSFET M2 of the second embodiment shown in
FIG. 2 . These steps include forming thetrench 5 and thetrenches 20 for forming the p-typedeep layers 9 on the MOSFET M2, placing a mask on the MOSFET to cover an area except for thetrench 5 and thetrenches 20 and, subsequently, ion implanting a p-type impurity onto bottom walls of thetrench 5 and thetrenches 20 with the activation being subsequently conducted. - A MOSFET M4 of an accumulation-type trench gate structure of a fourth embodiment according to the present invention will be described below with reference to
FIG. 9 . The MOSFET M4 of the present embodiment differs from the MOSFET M3 of the accumulation-type trench gate structure of the third embodiment in that the MOSFET M4 of the present embodiment has areas provided with low resistance layers. The MOSFET M4 of the present embodiment has the same fundamental structure as that of the MOSFET M3 of the third embodiment and, hence, description will be will be made with a focus on only such a differing point. -
FIG. 9 is a cross-sectional view of the MOSFET M4 of the accumulation-type trench gate structure of the present embodiment. As shown inFIG. 9 , the MOSFET M4 further includes n+-type low resistance layers 50 each formed in an area below the p-type base region 3 at a position spaced therefrom and between at least the p+-typedeep layer 9 and the trench 5 (also between thegate oxide film 6 and the reserve layer 40). The n+-typelow resistance layer 50 has the same concentration as that of, for instance, the n+-type source region 4. - Forming such n+-type low resistance layers 50 in the MOSFET M4 enables the same to have the n−-
type drift layer 2 with low resistance, making it possible to lower on resistance. - Further, the MOSFET M4 of such an accumulation-type trench gate structure of the present embodiment can be manufactured in an easy manner. That is, during the formation of the n−-
type drift layer 2, increasing a concentration of the n−-type drift layer 2 in localized film areas such that the n+-type low resistance layers 50 are formed with higher concentrations. In this case, thetrench 5, the p+-typedeep layers 9 and the p-type reserve layers 40 are formed in a layout as shown inFIG. 9 , thereby enabling the MOSFET M4 to be manufactured. - A MOSFET M5 of an accumulation-type trench gate structure of a fifth embodiment according to the present invention will be described below with reference to
FIG. 10 . The MOSFET M5 of the present embodiment differs from the MOSFET M2 of the accumulation-type trench gate structure of the second embodiment in that the MOSFET M5 of the present embodiment further includes an n-type channel layer 30 formed by epitaxial growth. Accordingly, the MOSFET M5 of the present embodiment has the same fundamental structure as that of the MOSFET M2 of the second embodiment and, hence, description will be will be made with a focus on only such a differing point. -
FIG. 10 is a cross-sectional view of the MOSFET M5 of the accumulation-type trench gate structure of the present embodiment. As shown inFIG. 10 , the MOSFET M5 includes the n-type channel layer 30 with a given film thickness that is formed in an overall area covering the bottom wall and the sidewalls of thetrench 5. The n-type channel layer 30 has a surface on which thegate oxide film 6 is formed. Even with such a structure, the MOSFET M5 of the accumulation-type trench gate structure of the present embodiment has the same advantageous effects as those of the MOSFETs of the second to fourth embodiments. In addition, with the MOSFET M5 of the present embodiment, since the concentration of the n-type channel layer 30 can be controlled independently of the n−-type drift layer 2, the concentration of the n-type channel layer 30 can have a higher concentration of impurity than that of the n−-type drift layer 2. That is, the n-type channel layer 30 can be formed with an impurity concentration of, for instance, 2.0×1016/cm3. This enables a reduction in on resistance to a lower level than that achieved when the n-type channel layer 30 has the same concentration as that of the n−-type drift layer 2 when it has the impurity concentration of 8.0×10 15/cm3. With the n-type channel layer 30 formed with such an impurity concentration, the n-type channel layer 30 has an on resistance of 1.7 mΩ·cm2, making it possible to achieve a further reduction in on resistance than that of the MOSFET M2 of the second embodiment. - The MOSFET M5 of such an accumulation-type trench gate structure of the present embodiment can be manufactured in the approximately same manufacturing method as that described above with reference to the first embodiment. That is, upon conducting the steps shown in
FIG. 3B , thetrench 5 is formed with an n-type impurity layer by epitaxial growth, after which it may suffice for thegate oxide film 6 and thegate electrode 7 to be formed on the surfaces of the n-type channel layers 30. However, when forming the n-type channel layers 30 in the epitaxial growth, the substrate surface is also formed with the n-type channel layer 30. Thus, it may be preferable to conduct a step of removing the n-type channel layer 30 from the substrate surface. However, the step of forming the contact hole enables the n+-type source regions 4 and the p+-type contact regions 8 to be electrically connected to each other via the n-type channel layers 30. Thus, it doesn't matter if the n-type channel layers 30 are left intact. - Further, although the
MOSFET 5 has been described above as a modified form of the second embodiment with the n-type channel layers 30 formed in the epitaxial growth, it will be appreciated that the MOSFETs of the third and fourth embodiments may also have the n-type channel layers 30 to be formed by epitaxial growth. - A MOSFET M6 of an accumulation-type trench gate structure of a sixth embodiment according to the present invention will be described below with reference to
FIG. 11 . The MOSFET M6 of the present embodiment differs from the MOSFET M2 of the accumulation-type trench gate structure of the second embodiment in that the MOSFET M6 of the present embodiment includes metallic layers each in the form of a Schockley diode provided in place of the p+-type contact layers 8 and the p+-type deep layers 9. Each of themetallic layers 50 is made of material such as, for instance, Ti or Ni with a work function difference between themetallic layer 50 and the n−-type drift layer 2 permitting the Schockley diode to be formed. With the MOSFET M6 formed with the Schockley diodes, even if the drain electrode of the MOSFET M6 is applied with a positive voltage, no probability takes place for an electric current to flow from the n−-type drift layer 2 to thesource electrode 10 provided that the positive voltage is 1200V or less. - With the MOSFET M6 of such a structure, since the MOSFET M6 includes PN diodes provided in the form of the Schockley diodes, the MOSFET M6 can be formed in a structure having a high withstand surge current.
- Next, the MOSFET M6 of such a trench gate structure will be described below. The MOSFET M6 of such a trench gate structure can be manufactured in the same method as those of manufacturing the MOSFETs of the first and second embodiments. Therefore, the method of manufacturing the MOSFET M6 of the present embodiment will be described mainly with a focus on points different from those of the first and second embodiments to omit redundant description on the same parts.
-
FIGS. 12A to 12C are cross-sectional views, showing a part of steps for manufacturing the MOSFET M6 of the accumulation-type trench gate structure of the present embodiment, which represent only a part of the MOSFET M6 in areas different from that of the first embodiment. - First, the
re-type drift layer 2 is formed on the n+-type substrate 1 by epitaxial growth, after which the p-type base regions 3 and the n+-type source regions 4 are formed on the n−-type drift layer 2 upon using a mask. Then, only thetrench 5 is formed in the n−-type drift layer 2 by etching with the use of a mask (not shown). Thereafter, thegate oxide film 6 and thegate electrode 7 are formed in thetrench 5 as shown inFIG. 12A . In succeeding step, as shown inFIG. 12B , thetrenches 20 are formed in forming scheduled regions for themetallic layers 60 by etching with the use of a mask (not shown). As shown inFIG. 12C , thereafter, themetallic layers 60 are infilled in thetrenches 20 for placements therein. Subsequently, conducting the same steps as those of the first and second embodiments enables the MOSFET M6 of the present embodiment to be manufactured. - When using such a manufacturing method, the
metallic layers 60 may be parts of thesource electrodes 10 and, hence, themetallic layers 50 have no need to be flattened. Therefore, a grinding step for the flattening can be omitted, thereby providing a simplified manufacturing process. Accordingly, this minimizes the occurrence of damage to the MOSFET, permitting the MOSFET to have a further increased operating quality. - While the MOSFET M6 of the accumulation-type trench gate structure of the present embodiment has been described above with reference to a structure in which the
metallic layers 50 are applied to the MOSFET M2 of the accumulation-type trench gate structure of the second embodiment, the concept of the present invention may be applied to the structures of the MOSFETs of the first, third and fourth embodiments. - (1) While the present invention has been described above with reference to the various embodiments related to examples of the n-channel type MOSFETs in which the first electrically conductive type is of the n-type and the second electrically conductive type is of the p-type, the present invention may be applied to a MOSFET of a p-channel type with various component elements being inverted in electrically conductive types. Further, although the present invention has been described above with reference to the examples of the MOSFETs of the trench gate structure, the present invention may be applied to an IGBT (Insulated Gate Bipolar Transistor) of a similar trench structure. The IGBT can be obtained by merely altering the MOSFETs so as to convert the n-type of the electrically conductive type of the substrate 1 to the p-type in the first to fourth embodiments with other parts having the same structures as those of the MOSFETs of the first to fourth embodiments and manufactured in the same method as those of the first and fourth embodiments.
- (2) Furthermore, although the present invention has been described above with reference to the first embodiment in which the
trench 5 and thetrenches 20, for the p+-typedeep layers 9 to be formed, are concurrently prepared, it doesn't matter if these parts are separately formed. In this case, it doesn't matter if any of thetrenches trenches 20 may be formed first, after which p+-type layers 22 are formed on thetrenches 20 before forming thetrench 5 and subjected to CMP (Chemical Mechanical Polishing) grinding to allow only the p+-type layers 22 to be left. This enables a process to be preferably implemented on the ground of infilling thetrenches 20 with the p+-type layers 22. - (3) Moreover, while with the first to third embodiments, the p-
type base regions 3 and the n+-type source regions 4 are formed before thetrench 5 is formed, the p-type base regions 3 and the n+-type source regions 4 may be formed after thetrench 5 is formed. - (4) While the third embodiment has been described above with reference to the MOSFET of the accumulation-type trench gate structure on which the p-type reserve layers 40 are formed, the p-type reserve layers 40 may be formed on the MOSFET of the inversion-type trench gate structure like that of the first embodiment.
- (5) While the various embodiments have been described above with reference to the case wherein the p-
type base regions 3 and the n+-type source regions 4 are formed by ion-implantation, these regions may be provided by sequentially forming a p-type layer and an n-type layer on the n−-type drift layer 2. In this case, thetrenches 20 may be provided to form the p+-typedeep layers 9 after the n+-type source regions 4 are formed. In an alternative, it may be possible to take technique of forming the p+-typedeep layers 9 by ion-implantation after the formation of the p-type base regions and subsequently forming the p+-type contact regions 8 by ion-implantation after the formation of the n+-type source regions 4. - (6) While the various embodiments have been described above with reference to the case wherein the
trench 5 is formed with the sidewall oriented in the [11-20] direction upon using the (000-1) c-plane, thegate oxide film 6 may be formed with a thickness greater than that of the sidewall at the bottom wall of thetrench 5 even when thetrench 5 is formed in the [1-100] direction with the use of a (0001) Si-plane. Even with such a structure, adopting the same structures as those of the various embodiments set forth above enables the same advantageous effects as those of the various embodiments to be obtained. - However, when using the (0001) Si-plane, an oxidizing rate is one-half of an “a”-plane. Therefore, when forming the
gate oxide film 6 only by thermal oxidation, thegate oxide film 6 has the sidewall whose thickness is one-half of the thickness of the bottom wall of thetrench 5. Accordingly, thegate oxide film 6 may be prepared by thermal oxidation to allow the sidewall of the bottom wall of thetrench 5 to reach a thickness of 20 nm while the remnant part of 80 nm can be prepared by a CVD (Chemical Vapor Deposition) method. In using the CVD, a film thickness, when a film is formed, is independent of a plane direction and, hence, thegate oxide film 6 has the same thickness as that of the bottom wall of thetrench 5. This allows thegate oxide film 6 to have a thickness of 90 nm, involving the film thickness caused by thermal oxidation, at the bottom wall of thetrench 5. - However, with the n−-
type drift layer 2 and the p+-typedeep layers 9 of the MOSFET M2 of the second embodiment, such a film thickness of thegate oxide film 6 causes an increase in an electric field intensity in thegate oxide film 6 at the bottom wall of thetrench 5, resulting in degraded withstand voltage. In order to obtain the same withstand voltage and electric field intensity of the MOSFET M2 of the second embodiment, therefore, the depth of the p+-typedeep layers 9 may be preferably made to be deeper by a value of 1.5 μm and the n−-type drift layer 2 may be preferably made to have a concentration altered from a value of 8.0×1015/cm3 to a value of 5.0×1015/cm3. With such an alteration, on resistance, having a value of 1.9 mΩ·cm2, increases to a value of 2.7 mΩ·cm2. - Further, when indicating a crystal orientation, although a bar (-) needs to be affixed to a given numeral under normal circumstances, there is a limitation in an expression when filing a patent application based on a personal computer. Therefore, with the specification of the present patent application, the bar is affixed to the given numeral in front thereof.
- While the specific embodiments of the present invention have been described above in detail, it will be appreciated by those skilled in the art that various modifications and alternatives to those details could be developed in light of the overall teachings of the disclosure. Accordingly, the particular arrangements disclosed are meant to be illustrative only and not limited to the scope of the present invention, which is to be given the full breadth of the following claims and all equivalents thereof.
Claims (18)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007-288545 | 2007-11-06 | ||
JP2007288545A JP4798119B2 (en) | 2007-11-06 | 2007-11-06 | Silicon carbide semiconductor device and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US20090114969A1 true US20090114969A1 (en) | 2009-05-07 |
US7825449B2 US7825449B2 (en) | 2010-11-02 |
Family
ID=40577299
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/289,624 Active US7825449B2 (en) | 2007-11-06 | 2008-10-30 | Silicon carbide semiconductor device and related manufacturing method |
Country Status (3)
Country | Link |
---|---|
US (1) | US7825449B2 (en) |
JP (1) | JP4798119B2 (en) |
DE (1) | DE102008055689B4 (en) |
Cited By (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090311839A1 (en) * | 2008-06-17 | 2009-12-17 | Denso Corporation | Method for manufacturing silicon carbide semicondutor device having trench gate structure |
US20120061747A1 (en) * | 2010-09-09 | 2012-03-15 | Kabushiki Kaisha Toshiba | Semiconductor device |
US20130248881A1 (en) * | 2012-03-26 | 2013-09-26 | Keiko ARIYOSHI | Semiconductor device and method for manufacturing the same |
US8618555B2 (en) | 2010-05-31 | 2013-12-31 | Denso Corporation | Silicon carbide semiconductor device and method of manufacturing the same |
WO2014000340A1 (en) * | 2012-06-29 | 2014-01-03 | 电子科技大学 | Trench-gate semiconductor power device |
US8703566B2 (en) * | 2004-07-28 | 2014-04-22 | Micron Technology, Inc. | Transistors comprising a SiC-containing channel |
US8803252B2 (en) | 2012-07-25 | 2014-08-12 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device |
US20140246718A1 (en) * | 2011-04-12 | 2014-09-04 | Denso Corporation | Semiconductor device and manufacturing method of the same |
US8829605B2 (en) | 2011-12-20 | 2014-09-09 | Sumitomo Electric Industries, Ltd. | Semiconductor device having deep and shallow trenches |
US8841721B2 (en) | 2012-12-19 | 2014-09-23 | Industrial Technology Research Institute | Stepped trench MOSFET and method of fabricating the same |
US8878192B2 (en) | 2012-05-18 | 2014-11-04 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device |
US20140339569A1 (en) * | 2013-05-17 | 2014-11-20 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device |
WO2014183897A1 (en) * | 2013-05-17 | 2014-11-20 | Robert Bosch Gmbh | Mos field-effect transistor and method for the production thereof |
CN104380471A (en) * | 2012-06-13 | 2015-02-25 | 株式会社电装 | Silicon carbide semiconductor device and method for producing same |
CN104538446A (en) * | 2014-12-23 | 2015-04-22 | 电子科技大学 | Bidirectional MOS type device and manufacturing method thereof |
US20150162454A1 (en) * | 2013-12-11 | 2015-06-11 | Pfc Device Holdings Limited | Trench mos pn junction diode structure |
US9082815B2 (en) | 2013-04-24 | 2015-07-14 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device having carrier extraction in electric field alleviating layer |
US9099553B2 (en) | 2012-01-13 | 2015-08-04 | Sumitomo Electric Industries, Ltd. | Semiconductor device and method for manufacturing same |
US20150340479A1 (en) * | 2014-05-26 | 2015-11-26 | Renesas Electronics Corporation | Semiconductor device |
CN105264667A (en) * | 2013-06-05 | 2016-01-20 | 株式会社电装 | Silicon carbide semiconductor device and method for manufacturing same |
CN105336785A (en) * | 2014-08-15 | 2016-02-17 | 北大方正集团有限公司 | Depletion-type VDMOS device and manufacturing method therefor |
US9276075B2 (en) | 2011-10-18 | 2016-03-01 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device having vertical MOSFET structure that utilizes a trench-type gate electrode and method of producing the same |
GB2530284A (en) * | 2014-09-17 | 2016-03-23 | Anvil Semiconductors Ltd | High voltage semiconductor devices |
CN105448733A (en) * | 2014-09-02 | 2016-03-30 | 北大方正集团有限公司 | Depletion type VDMOS device and manufacturing method thereof |
US20160126346A1 (en) * | 2014-11-03 | 2016-05-05 | Hestia Power Inc. | Silicon carbide field effect transistor |
US9349856B2 (en) | 2013-03-26 | 2016-05-24 | Toyoda Gosei Co., Ltd. | Semiconductor device including first interface and second interface as an upper surface of a convex protruded from first interface and manufacturing device thereof |
US20160225854A1 (en) * | 2013-09-17 | 2016-08-04 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device and method for manufacturing silicon carbide semiconductor device |
US9443937B2 (en) | 2014-09-19 | 2016-09-13 | Kabushiki Kaisha Toshiba | Semiconductor device |
CN105990399A (en) * | 2015-01-27 | 2016-10-05 | 北大方正集团有限公司 | Method and device for manufacturing depletion type MOSFET |
US20170040425A1 (en) * | 2015-08-06 | 2017-02-09 | Infineon Technologies Ag | Wide bandgap semiconductor device |
US20170077289A1 (en) * | 2015-09-14 | 2017-03-16 | Kabushiki Kaisha Toshiba | Semiconductor device |
US9680006B2 (en) | 2013-07-26 | 2017-06-13 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device and method of manufacturing the same |
US20170179425A1 (en) * | 2014-11-17 | 2017-06-22 | Boe Technology Group Co., Ltd. | Package substrate and manufacturing method thereof, and oled display device |
US20180076285A1 (en) * | 2015-03-30 | 2018-03-15 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device and method for manufacturing same |
US20180097102A1 (en) * | 2016-09-30 | 2018-04-05 | Sanken Electric Co., Ltd. | Semiconductor device and method of manufacturing a semiconductor device |
US9954073B2 (en) | 2014-01-24 | 2018-04-24 | Denso Corporation | Method for manufacturing silicon carbide semiconductor device |
US9954072B2 (en) | 2012-10-18 | 2018-04-24 | Mitsubishi Electric Corporation | Silicon-carbide semiconductor device and manufacturing method thereof |
DE102009017358B4 (en) | 2008-04-17 | 2018-07-26 | Denso Corporation | Low-layer silicon carbide semiconductor device |
US20180308938A1 (en) * | 2017-04-24 | 2018-10-25 | Infineon Technologies Ag | SiC Semiconductor Device with Offset in Trench Bottom |
US10153356B2 (en) | 2016-03-24 | 2018-12-11 | Toyoda Gosei Co., Ltd. | Method of manufacturing semiconductor device, and semiconductor device |
CN109244136A (en) * | 2018-09-19 | 2019-01-18 | 电子科技大学 | Slot bottom Schottky contacts SiC MOSFET element |
US20190067414A1 (en) * | 2013-03-13 | 2019-02-28 | Cree, Inc. | Field effect transistor devices with buried well protection regions |
US10243037B2 (en) | 2016-10-31 | 2019-03-26 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US10243038B1 (en) | 2017-11-28 | 2019-03-26 | Kabushiki Kaisha Toshiba | Semiconductor device |
CN109920839A (en) * | 2019-03-18 | 2019-06-21 | 电子科技大学 | P+ shielded layer current potential is adjustable silicon carbide MOSFET device and preparation method |
CN109962109A (en) * | 2017-12-14 | 2019-07-02 | 现代自动车株式会社 | The manufacturing method of semiconductor devices and the semiconductor devices |
US20190259841A1 (en) * | 2018-02-16 | 2019-08-22 | Infineon Technologies Ag | Semiconductor Device Having a Semiconductor Body Composed of Silicon Carbide |
CN110164975A (en) * | 2019-03-26 | 2019-08-23 | 电子科技大学 | A kind of accumulation type silicon carbide power MOSFET element |
US10490408B2 (en) | 2017-03-28 | 2019-11-26 | Toyoda Gosei Co., Ltd. | Method for manufacturing semiconductor device |
US10586862B2 (en) | 2015-08-11 | 2020-03-10 | Kabushiki Kaisha Toshiba | Semiconductor device |
CN111129151A (en) * | 2019-11-28 | 2020-05-08 | 深圳第三代半导体研究院 | Silicon carbide semi-accumulation type channel MOSFET device and preparation method thereof |
US10879349B2 (en) | 2017-03-28 | 2020-12-29 | Toyoda Goset Co., Ltd. | Method for manufacturing semiconductor device and edge termination structure of semiconductor device |
CN113113293A (en) * | 2020-01-09 | 2021-07-13 | 株式会社东芝 | Method for producing silicon carbide substrate, method for producing semiconductor device, silicon carbide substrate, and semiconductor device |
CN113241381A (en) * | 2021-05-24 | 2021-08-10 | 厦门芯一代集成电路有限公司 | Novel high-voltage groove grid MOS device and preparation method thereof |
CN113496880A (en) * | 2020-04-01 | 2021-10-12 | 成都蓉矽半导体有限公司 | Method for thickening bottom oxide layer of silicon carbide substrate |
US11251299B2 (en) | 2018-03-28 | 2022-02-15 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device and manufacturing method of same |
CN114242779A (en) * | 2022-02-24 | 2022-03-25 | 成都功成半导体有限公司 | Silicon carbide accumulation state MOSFET with groove |
EP3869566A4 (en) * | 2018-10-15 | 2022-07-13 | CSMC Technologies Fab2 Co., Ltd. | Trench gate depletion-type vdmos device and manufacturing method therefor |
DE102010063314B4 (en) | 2010-12-17 | 2022-10-13 | Robert Bosch Gmbh | Semiconductor device with improved avalanche resistance |
US11552173B2 (en) * | 2019-08-14 | 2023-01-10 | Infineon Technologies Ag | Silicon carbide device with trench gate |
CN116525683A (en) * | 2023-07-05 | 2023-08-01 | 华羿微电子股份有限公司 | Deep-well type SiC Mosfet device and preparation method thereof |
Families Citing this family (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4955222B2 (en) | 2005-05-20 | 2012-06-20 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
US7989882B2 (en) * | 2007-12-07 | 2011-08-02 | Cree, Inc. | Transistor with A-face conductive channel and trench protecting well region |
JP2014225692A (en) | 2008-12-25 | 2014-12-04 | ローム株式会社 | Semiconductor device and method of manufacturing semiconductor device |
CN104617145B (en) * | 2009-04-13 | 2019-11-19 | 罗姆股份有限公司 | Semiconductor device |
JP2011018694A (en) * | 2009-07-07 | 2011-01-27 | Toyota Motor Corp | Semiconductor device |
JP5586887B2 (en) * | 2009-07-21 | 2014-09-10 | 株式会社日立製作所 | Semiconductor device and manufacturing method thereof |
JP2011044513A (en) * | 2009-08-20 | 2011-03-03 | National Institute Of Advanced Industrial Science & Technology | Silicon carbide semiconductor device |
JP5136674B2 (en) * | 2010-07-12 | 2013-02-06 | 株式会社デンソー | Semiconductor device and manufacturing method thereof |
JP5637916B2 (en) * | 2011-03-31 | 2014-12-10 | トヨタ自動車株式会社 | Semiconductor device and manufacturing method thereof |
JP6290526B2 (en) | 2011-08-24 | 2018-03-07 | ローム株式会社 | Semiconductor device and manufacturing method thereof |
JP6524279B2 (en) * | 2011-08-24 | 2019-06-05 | ローム株式会社 | Semiconductor device and method of manufacturing the same |
JP5763514B2 (en) | 2011-12-13 | 2015-08-12 | トヨタ自動車株式会社 | Method for manufacturing switching element |
TWI470802B (en) | 2011-12-21 | 2015-01-21 | Ind Tech Res Inst | Trench metal oxide semiconductor transistor device and manufacturing method thereof |
JP2013172108A (en) * | 2012-02-22 | 2013-09-02 | Sumitomo Electric Ind Ltd | Semiconductor device and manufacturing method thereof |
JP2014003191A (en) | 2012-06-20 | 2014-01-09 | Hitachi Ltd | Semiconductor device |
JP2014241368A (en) * | 2013-06-12 | 2014-12-25 | 住友電気工業株式会社 | Silicon carbide semiconductor device |
JP6135364B2 (en) * | 2013-07-26 | 2017-05-31 | 住友電気工業株式会社 | Silicon carbide semiconductor device and manufacturing method thereof |
JP6237408B2 (en) * | 2014-03-28 | 2017-11-29 | 住友電気工業株式会社 | Silicon carbide semiconductor device and manufacturing method thereof |
WO2016002766A1 (en) * | 2014-06-30 | 2016-01-07 | 国立研究開発法人産業技術総合研究所 | Silicon carbide semiconductor device and production method for same |
JP2016058679A (en) | 2014-09-12 | 2016-04-21 | 株式会社東芝 | Semiconductor device and method of manufacturing the same |
DE102014117780B4 (en) | 2014-12-03 | 2018-06-21 | Infineon Technologies Ag | Semiconductor device with a trench electrode and method of manufacture |
DE102014119465B3 (en) | 2014-12-22 | 2016-05-25 | Infineon Technologies Ag | SEMICONDUCTOR DEVICE WITH STRIPULAR TRENCHGATE STRUCTURES, TRANSISTORMESIS AND DIODE MESAS |
JP6319141B2 (en) * | 2015-03-04 | 2018-05-09 | 豊田合成株式会社 | Semiconductor device |
JP6613610B2 (en) | 2015-05-14 | 2019-12-04 | 富士電機株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP6759563B2 (en) | 2015-11-16 | 2020-09-23 | 富士電機株式会社 | Semiconductor devices and methods for manufacturing semiconductor devices |
JP6485382B2 (en) * | 2016-02-23 | 2019-03-20 | 株式会社デンソー | Method of manufacturing compound semiconductor device and compound semiconductor device |
JP6416143B2 (en) | 2016-03-16 | 2018-10-31 | 株式会社東芝 | Semiconductor device |
JP6708954B2 (en) * | 2016-03-31 | 2020-06-10 | 住友電気工業株式会社 | Silicon carbide semiconductor device |
JP2017224719A (en) | 2016-06-15 | 2017-12-21 | サンケン電気株式会社 | Semiconductor device |
JP6801323B2 (en) * | 2016-09-14 | 2020-12-16 | 富士電機株式会社 | Semiconductor devices and methods for manufacturing semiconductor devices |
JP6928336B2 (en) * | 2016-12-28 | 2021-09-01 | 富士電機株式会社 | Silicon Carbide Semiconductor Device and Method for Manufacturing Silicon Carbide Semiconductor Device |
JP6674395B2 (en) * | 2017-02-03 | 2020-04-01 | 株式会社東芝 | Semiconductor device |
JP7081087B2 (en) * | 2017-06-02 | 2022-06-07 | 富士電機株式会社 | Insulated gate type semiconductor device and its manufacturing method |
DE102017122634A1 (en) | 2017-09-28 | 2019-03-28 | Infineon Technologies Ag | A silicon carbide semiconductor device having a trench gate structure and a vertical Pn junction between a body region and a drift structure |
JP6910944B2 (en) * | 2017-12-27 | 2021-07-28 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
DE102018103973B4 (en) | 2018-02-22 | 2020-12-03 | Infineon Technologies Ag | SILICON CARBIDE SEMICONDUCTOR COMPONENT |
DE102019111308A1 (en) | 2018-05-07 | 2019-11-07 | Infineon Technologies Ag | SILICON CARBIDE SEMICONDUCTOR ELEMENT |
JP6995722B2 (en) | 2018-09-19 | 2022-01-17 | 株式会社東芝 | Semiconductor device |
DE102018124740A1 (en) | 2018-10-08 | 2020-04-09 | Infineon Technologies Ag | SEMICONDUCTOR COMPONENT WITH A SIC SEMICONDUCTOR BODY AND METHOD FOR PRODUCING A SEMICONDUCTOR COMPONENT |
US10903322B2 (en) | 2018-11-16 | 2021-01-26 | Infineon Technologies Ag | SiC power semiconductor device with integrated body diode |
US10586845B1 (en) | 2018-11-16 | 2020-03-10 | Infineon Technologies Ag | SiC trench transistor device and methods of manufacturing thereof |
US10985248B2 (en) | 2018-11-16 | 2021-04-20 | Infineon Technologies Ag | SiC power semiconductor device with integrated Schottky junction |
JP7275573B2 (en) * | 2018-12-27 | 2023-05-18 | 富士電機株式会社 | Silicon carbide semiconductor device and method for manufacturing silicon carbide semiconductor device |
KR102330787B1 (en) * | 2019-09-10 | 2021-11-24 | 한국전기연구원 | SiC Trench Gate MOSFET Device and Manufacturing Method thereof |
CN114512403B (en) * | 2020-11-16 | 2023-06-23 | 苏州东微半导体股份有限公司 | Method for manufacturing semiconductor device |
CN114512531A (en) * | 2020-11-16 | 2022-05-17 | 苏州东微半导体股份有限公司 | Silicon carbide device |
KR102399239B1 (en) | 2022-01-24 | 2022-05-18 | (주) 트리노테크놀로지 | Silicon carbide power semiconductor device |
KR102486167B1 (en) | 2022-02-24 | 2023-01-09 | (주) 트리노테크놀로지 | Silicon Carbide power semiconductor device with hybrid channel structure and manufacturing method thereof |
KR102446171B1 (en) | 2022-03-03 | 2022-09-23 | (주) 트리노테크놀로지 | Silicon Carbide power semiconductor device with extended halo region and manufacturing method thereof |
KR102404463B1 (en) | 2022-04-26 | 2022-06-07 | (주) 트리노테크놀로지 | Silicon carbide power semiconductor device with folded channel region and manufacturing method thereof |
DE102023107534B4 (en) | 2022-04-29 | 2023-11-16 | Infineon Technologies Ag | WIDE GAP SEMICONDUCTOR DEVICE |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5689128A (en) * | 1995-08-21 | 1997-11-18 | Siliconix Incorporated | High density trenched DMOS transistor |
US5744826A (en) * | 1996-01-23 | 1998-04-28 | Denso Corporation | Silicon carbide semiconductor device and process for its production |
US6057558A (en) * | 1997-03-05 | 2000-05-02 | Denson Corporation | Silicon carbide semiconductor device and manufacturing method thereof |
US6133587A (en) * | 1996-01-23 | 2000-10-17 | Denso Corporation | Silicon carbide semiconductor device and process for manufacturing same |
US20090146154A1 (en) * | 2007-12-07 | 2009-06-11 | Cree, Inc. | Transistor with A-Face Conductive Channel and Trench Protecting Well Region |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3709688B2 (en) * | 1997-03-05 | 2005-10-26 | 株式会社デンソー | Silicon carbide semiconductor device |
JP4738562B2 (en) * | 2000-03-15 | 2011-08-03 | 三菱電機株式会社 | Manufacturing method of semiconductor device |
JP2007288545A (en) | 2006-04-18 | 2007-11-01 | Japan Radio Co Ltd | Predistortion compensation circuit |
-
2007
- 2007-11-06 JP JP2007288545A patent/JP4798119B2/en active Active
-
2008
- 2008-10-30 US US12/289,624 patent/US7825449B2/en active Active
- 2008-11-03 DE DE102008055689.0A patent/DE102008055689B4/en not_active Expired - Fee Related
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5689128A (en) * | 1995-08-21 | 1997-11-18 | Siliconix Incorporated | High density trenched DMOS transistor |
US5744826A (en) * | 1996-01-23 | 1998-04-28 | Denso Corporation | Silicon carbide semiconductor device and process for its production |
US6133587A (en) * | 1996-01-23 | 2000-10-17 | Denso Corporation | Silicon carbide semiconductor device and process for manufacturing same |
US6057558A (en) * | 1997-03-05 | 2000-05-02 | Denson Corporation | Silicon carbide semiconductor device and manufacturing method thereof |
US20090146154A1 (en) * | 2007-12-07 | 2009-06-11 | Cree, Inc. | Transistor with A-Face Conductive Channel and Trench Protecting Well Region |
Cited By (92)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8703566B2 (en) * | 2004-07-28 | 2014-04-22 | Micron Technology, Inc. | Transistors comprising a SiC-containing channel |
DE102009017358B4 (en) | 2008-04-17 | 2018-07-26 | Denso Corporation | Low-layer silicon carbide semiconductor device |
US20090311839A1 (en) * | 2008-06-17 | 2009-12-17 | Denso Corporation | Method for manufacturing silicon carbide semicondutor device having trench gate structure |
US8618555B2 (en) | 2010-05-31 | 2013-12-31 | Denso Corporation | Silicon carbide semiconductor device and method of manufacturing the same |
US20120061747A1 (en) * | 2010-09-09 | 2012-03-15 | Kabushiki Kaisha Toshiba | Semiconductor device |
US8482060B2 (en) * | 2010-09-09 | 2013-07-09 | Kabushiki Kaisha Toshiba | Semiconductor device |
DE102010063314B4 (en) | 2010-12-17 | 2022-10-13 | Robert Bosch Gmbh | Semiconductor device with improved avalanche resistance |
US20140246718A1 (en) * | 2011-04-12 | 2014-09-04 | Denso Corporation | Semiconductor device and manufacturing method of the same |
US9171906B2 (en) * | 2011-04-12 | 2015-10-27 | Denso Corporation | Semiconductor device having a trench gate structure and manufacturing method of the same |
US9136335B2 (en) | 2011-04-12 | 2015-09-15 | Denso Corporation | Semiconductor device having a trench gate structure and manufacturing method of the same |
US9276075B2 (en) | 2011-10-18 | 2016-03-01 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device having vertical MOSFET structure that utilizes a trench-type gate electrode and method of producing the same |
US8829605B2 (en) | 2011-12-20 | 2014-09-09 | Sumitomo Electric Industries, Ltd. | Semiconductor device having deep and shallow trenches |
US9099553B2 (en) | 2012-01-13 | 2015-08-04 | Sumitomo Electric Industries, Ltd. | Semiconductor device and method for manufacturing same |
EP2804216A4 (en) * | 2012-01-13 | 2015-08-19 | Sumitomo Electric Industries | Semiconductor device and method of manufacturing thereof |
US9269781B2 (en) * | 2012-03-26 | 2016-02-23 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US8941120B2 (en) * | 2012-03-26 | 2015-01-27 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US20150087124A1 (en) * | 2012-03-26 | 2015-03-26 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US20130248881A1 (en) * | 2012-03-26 | 2013-09-26 | Keiko ARIYOSHI | Semiconductor device and method for manufacturing the same |
US8878192B2 (en) | 2012-05-18 | 2014-11-04 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device |
US20150115286A1 (en) * | 2012-06-13 | 2015-04-30 | Denso Corporation | Silicon carbide semiconductor device and method for producing the same |
US9543428B2 (en) * | 2012-06-13 | 2017-01-10 | Denso Corporation | Silicon carbide semiconductor device and method for producing the same |
CN104380471A (en) * | 2012-06-13 | 2015-02-25 | 株式会社电装 | Silicon carbide semiconductor device and method for producing same |
US9818860B2 (en) | 2012-06-13 | 2017-11-14 | Denso Corporation | Silicon carbide semiconductor device and method for producing the same |
WO2014000340A1 (en) * | 2012-06-29 | 2014-01-03 | 电子科技大学 | Trench-gate semiconductor power device |
US8803252B2 (en) | 2012-07-25 | 2014-08-12 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device |
US9954072B2 (en) | 2012-10-18 | 2018-04-24 | Mitsubishi Electric Corporation | Silicon-carbide semiconductor device and manufacturing method thereof |
US8841721B2 (en) | 2012-12-19 | 2014-09-23 | Industrial Technology Research Institute | Stepped trench MOSFET and method of fabricating the same |
US20190067414A1 (en) * | 2013-03-13 | 2019-02-28 | Cree, Inc. | Field effect transistor devices with buried well protection regions |
US10784338B2 (en) * | 2013-03-13 | 2020-09-22 | Cree, Inc. | Field effect transistor devices with buried well protection regions |
US9349856B2 (en) | 2013-03-26 | 2016-05-24 | Toyoda Gosei Co., Ltd. | Semiconductor device including first interface and second interface as an upper surface of a convex protruded from first interface and manufacturing device thereof |
US9082815B2 (en) | 2013-04-24 | 2015-07-14 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device having carrier extraction in electric field alleviating layer |
US20140339569A1 (en) * | 2013-05-17 | 2014-11-20 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device |
CN105210192A (en) * | 2013-05-17 | 2015-12-30 | 罗伯特·博世有限公司 | MOS field-effect transistor and method for the production thereof |
US10608105B2 (en) * | 2013-05-17 | 2020-03-31 | Robert Bosch Gmbh | MOS field-effect transistor and method for the production thereof |
WO2014183897A1 (en) * | 2013-05-17 | 2014-11-20 | Robert Bosch Gmbh | Mos field-effect transistor and method for the production thereof |
US9614071B2 (en) * | 2013-05-17 | 2017-04-04 | Toyota Jidosha Kabushiki Kaisha | Semiconductor device |
CN105264667A (en) * | 2013-06-05 | 2016-01-20 | 株式会社电装 | Silicon carbide semiconductor device and method for manufacturing same |
US9608104B2 (en) | 2013-06-05 | 2017-03-28 | Denso Corporation | Silicon carbide semiconductor device and method for manufacturing same |
US9680006B2 (en) | 2013-07-26 | 2017-06-13 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device and method of manufacturing the same |
US9608074B2 (en) * | 2013-09-17 | 2017-03-28 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device and method for manufacturing silicon carbide semiconductor device |
US20160225854A1 (en) * | 2013-09-17 | 2016-08-04 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device and method for manufacturing silicon carbide semiconductor device |
US20150162454A1 (en) * | 2013-12-11 | 2015-06-11 | Pfc Device Holdings Limited | Trench mos pn junction diode structure |
US9373728B2 (en) * | 2013-12-11 | 2016-06-21 | Pfc Device Holdings Limited | Trench MOS PN junction diode structure |
US9954073B2 (en) | 2014-01-24 | 2018-04-24 | Denso Corporation | Method for manufacturing silicon carbide semiconductor device |
US20150340479A1 (en) * | 2014-05-26 | 2015-11-26 | Renesas Electronics Corporation | Semiconductor device |
US10062773B2 (en) * | 2014-05-26 | 2018-08-28 | Renesas Electronics Corporation | Semiconductor device having a transistor and first and second embedded layers |
CN105336785A (en) * | 2014-08-15 | 2016-02-17 | 北大方正集团有限公司 | Depletion-type VDMOS device and manufacturing method therefor |
CN105448733A (en) * | 2014-09-02 | 2016-03-30 | 北大方正集团有限公司 | Depletion type VDMOS device and manufacturing method thereof |
US10157979B2 (en) | 2014-09-17 | 2018-12-18 | Anvil Semiconductors Limited | High voltage semiconductor device with reduced peak electric field in active and termination areas of the device |
GB2530284A (en) * | 2014-09-17 | 2016-03-23 | Anvil Semiconductors Ltd | High voltage semiconductor devices |
US9443937B2 (en) | 2014-09-19 | 2016-09-13 | Kabushiki Kaisha Toshiba | Semiconductor device |
US9685552B2 (en) * | 2014-11-03 | 2017-06-20 | Hestia Power Inc. | Silicon carbide field effect transistor |
US20160126346A1 (en) * | 2014-11-03 | 2016-05-05 | Hestia Power Inc. | Silicon carbide field effect transistor |
US20170179425A1 (en) * | 2014-11-17 | 2017-06-22 | Boe Technology Group Co., Ltd. | Package substrate and manufacturing method thereof, and oled display device |
CN104538446A (en) * | 2014-12-23 | 2015-04-22 | 电子科技大学 | Bidirectional MOS type device and manufacturing method thereof |
CN105990399A (en) * | 2015-01-27 | 2016-10-05 | 北大方正集团有限公司 | Method and device for manufacturing depletion type MOSFET |
US20180076285A1 (en) * | 2015-03-30 | 2018-03-15 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device and method for manufacturing same |
US10157986B2 (en) * | 2015-03-30 | 2018-12-18 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device and method for manufacturing same |
US9923066B2 (en) * | 2015-08-06 | 2018-03-20 | Infineon Technologies Ag | Wide bandgap semiconductor device |
US20170040425A1 (en) * | 2015-08-06 | 2017-02-09 | Infineon Technologies Ag | Wide bandgap semiconductor device |
CN106449728A (en) * | 2015-08-06 | 2017-02-22 | 英飞凌科技股份有限公司 | Wide bandgap semiconductor device |
US10586862B2 (en) | 2015-08-11 | 2020-03-10 | Kabushiki Kaisha Toshiba | Semiconductor device |
US9634136B2 (en) * | 2015-09-14 | 2017-04-25 | Kabushiki Kaisha Toshiba | Semiconductor device |
US20170077289A1 (en) * | 2015-09-14 | 2017-03-16 | Kabushiki Kaisha Toshiba | Semiconductor device |
US10153356B2 (en) | 2016-03-24 | 2018-12-11 | Toyoda Gosei Co., Ltd. | Method of manufacturing semiconductor device, and semiconductor device |
US20180097102A1 (en) * | 2016-09-30 | 2018-04-05 | Sanken Electric Co., Ltd. | Semiconductor device and method of manufacturing a semiconductor device |
US10243037B2 (en) | 2016-10-31 | 2019-03-26 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US10600863B2 (en) | 2016-10-31 | 2020-03-24 | Kabushiki Kaisha Toshiba | Semiconductor device and method for manufacturing the same |
US10879349B2 (en) | 2017-03-28 | 2020-12-29 | Toyoda Goset Co., Ltd. | Method for manufacturing semiconductor device and edge termination structure of semiconductor device |
US10490408B2 (en) | 2017-03-28 | 2019-11-26 | Toyoda Gosei Co., Ltd. | Method for manufacturing semiconductor device |
US20180308938A1 (en) * | 2017-04-24 | 2018-10-25 | Infineon Technologies Ag | SiC Semiconductor Device with Offset in Trench Bottom |
US10553685B2 (en) * | 2017-04-24 | 2020-02-04 | Infineon Technologies Ag | SiC semiconductor device with offset in trench bottom |
US10243038B1 (en) | 2017-11-28 | 2019-03-26 | Kabushiki Kaisha Toshiba | Semiconductor device |
CN109962109A (en) * | 2017-12-14 | 2019-07-02 | 现代自动车株式会社 | The manufacturing method of semiconductor devices and the semiconductor devices |
US10943979B2 (en) * | 2018-02-16 | 2021-03-09 | Infineon Technologies Ag | Semiconductor device having a semiconductor body composed of silicon carbide |
JP7150633B2 (en) | 2018-02-16 | 2022-10-11 | インフィニオン テクノロジーズ アクチエンゲゼルシャフト | Semiconductor device with a semiconductor body made of silicon carbide |
JP2019145791A (en) * | 2018-02-16 | 2019-08-29 | インフィニオン テクノロジーズ アクチエンゲゼルシャフトInfineon Technologies AG | Semiconductor device having semiconductor body made of silicon carbide |
US20190259841A1 (en) * | 2018-02-16 | 2019-08-22 | Infineon Technologies Ag | Semiconductor Device Having a Semiconductor Body Composed of Silicon Carbide |
US11251299B2 (en) | 2018-03-28 | 2022-02-15 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device and manufacturing method of same |
CN109244136A (en) * | 2018-09-19 | 2019-01-18 | 电子科技大学 | Slot bottom Schottky contacts SiC MOSFET element |
EP3869566A4 (en) * | 2018-10-15 | 2022-07-13 | CSMC Technologies Fab2 Co., Ltd. | Trench gate depletion-type vdmos device and manufacturing method therefor |
CN109920839A (en) * | 2019-03-18 | 2019-06-21 | 电子科技大学 | P+ shielded layer current potential is adjustable silicon carbide MOSFET device and preparation method |
CN110164975A (en) * | 2019-03-26 | 2019-08-23 | 电子科技大学 | A kind of accumulation type silicon carbide power MOSFET element |
US11888032B2 (en) | 2019-08-14 | 2024-01-30 | Infineon Technologies Ag | Method of producing a silicon carbide device with a trench gate |
US11552173B2 (en) * | 2019-08-14 | 2023-01-10 | Infineon Technologies Ag | Silicon carbide device with trench gate |
CN111129151A (en) * | 2019-11-28 | 2020-05-08 | 深圳第三代半导体研究院 | Silicon carbide semi-accumulation type channel MOSFET device and preparation method thereof |
US11443946B2 (en) * | 2020-01-09 | 2022-09-13 | Kabushiki Kaisha Toshiba | Method for manufacturing silicon carbide base body, method for manufacturing semiconductor device, silicon carbide base body, and semiconductor device |
CN113113293A (en) * | 2020-01-09 | 2021-07-13 | 株式会社东芝 | Method for producing silicon carbide substrate, method for producing semiconductor device, silicon carbide substrate, and semiconductor device |
CN113496880A (en) * | 2020-04-01 | 2021-10-12 | 成都蓉矽半导体有限公司 | Method for thickening bottom oxide layer of silicon carbide substrate |
CN113241381A (en) * | 2021-05-24 | 2021-08-10 | 厦门芯一代集成电路有限公司 | Novel high-voltage groove grid MOS device and preparation method thereof |
CN114242779A (en) * | 2022-02-24 | 2022-03-25 | 成都功成半导体有限公司 | Silicon carbide accumulation state MOSFET with groove |
CN116525683A (en) * | 2023-07-05 | 2023-08-01 | 华羿微电子股份有限公司 | Deep-well type SiC Mosfet device and preparation method thereof |
Also Published As
Publication number | Publication date |
---|---|
JP2009117593A (en) | 2009-05-28 |
DE102008055689A1 (en) | 2009-05-28 |
JP4798119B2 (en) | 2011-10-19 |
DE102008055689B4 (en) | 2016-07-21 |
US7825449B2 (en) | 2010-11-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7825449B2 (en) | Silicon carbide semiconductor device and related manufacturing method | |
US10134593B2 (en) | Semiconductor device and method for manufacturing same | |
CN103579339B (en) | Semiconductor device | |
EP2863417B1 (en) | Silicon carbide semiconductor device and method for producing same | |
US7781786B2 (en) | Semiconductor device having a heterojunction diode and manufacturing method thereof | |
US7999314B2 (en) | Semiconductor device and manufacturing method thereof | |
US8946726B2 (en) | Grid-UMOSFET with electric field shielding of gate oxide | |
US8748977B2 (en) | Semiconductor device and method for producing same | |
US10361266B2 (en) | Semiconductor device | |
CN110718546B (en) | Insulated gate semiconductor device and method of manufacturing the same | |
JP6104523B2 (en) | Manufacturing method of semiconductor device | |
WO2017145594A1 (en) | Compound semiconductor device production method and compound semiconductor device | |
US10910377B2 (en) | LDMOS devices, integrated circuits including LDMSO devices, and methods for fabricating the same | |
WO2014103256A1 (en) | Silicon-carbide semiconductor device and manufacturing method therefor | |
WO2013058191A1 (en) | Semiconductor device and manufacturing method therefor | |
US11211468B2 (en) | Silicon carbide device with trench gate structure and method of manufacturing | |
US8835935B2 (en) | Trench MOS transistor having a trench doped region formed deeper than the trench gate | |
EP3930006A1 (en) | Semiconductor device including trench gate structure and buried shielding region and method of manufacturing | |
US9112026B2 (en) | Semiconductor devices and method of making the same | |
JP7278914B2 (en) | Semiconductor device, method for manufacturing semiconductor device, inverter circuit, drive device, vehicle, and elevator | |
US9825125B2 (en) | Silicon carbide semiconductor device and manufacturing method of silicon carbide semiconductor device | |
WO2017051616A1 (en) | Silicon carbide semiconductor device and method for producing same | |
US20150255629A1 (en) | Semiconductor device | |
JP5272323B2 (en) | Semiconductor device and manufacturing method thereof | |
JP7278913B2 (en) | Semiconductor device, method for manufacturing semiconductor device, inverter circuit, drive device, vehicle, and elevator |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: DENSO CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUZUKI, NAOHIRO;TAKEUCHI, YUUICHI;ENDO, TAKESHI;AND OTHERS;REEL/FRAME:022028/0647;SIGNING DATES FROM 20081105 TO 20081106 Owner name: DENSO CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUZUKI, NAOHIRO;TAKEUCHI, YUUICHI;ENDO, TAKESHI;AND OTHERS;SIGNING DATES FROM 20081105 TO 20081106;REEL/FRAME:022028/0647 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552) Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |