Búsqueda Imágenes Maps Play YouTube Noticias Gmail Drive Más »
Iniciar sesión
Usuarios de lectores de pantalla: deben hacer clic en este enlace para utilizar el modo de accesibilidad. Este modo tiene las mismas funciones esenciales pero funciona mejor con el lector.

Patentes

  1. Búsqueda avanzada de patentes
Número de publicaciónUS20090170243 A1
Tipo de publicaciónSolicitud
Número de solicitudUS 12/402,267
Fecha de publicación2 Jul 2009
Fecha de presentación11 Mar 2009
Fecha de prioridad11 Ene 2006
También publicado comoUS7508058, US20070170561
Número de publicación12402267, 402267, US 2009/0170243 A1, US 2009/170243 A1, US 20090170243 A1, US 20090170243A1, US 2009170243 A1, US 2009170243A1, US-A1-20090170243, US-A1-2009170243, US2009/0170243A1, US2009/170243A1, US20090170243 A1, US20090170243A1, US2009170243 A1, US2009170243A1
InventoresJames Douglas Wehrly, Jr.
Cesionario originalEntorian Technologies, Lp
Exportar citaBiBTeX, EndNote, RefMan
Enlaces externos: USPTO, Cesión de USPTO, Espacenet
Stacked Integrated Circuit Module
US 20090170243 A1
Resumen
The present invention provides an improvement on the use of flexible circuit connectors for electrically coupling IC devices to one another in a stacked configuration by use of the flexible circuit to provide the connection of the stacked IC module to other circuits. Use of the flexible circuit as the connection of the IC module allows the flexible circuit to provide strain relief and allows stacked IC modules to be assembled with a lower profile than with previous methods. The IC module can be connected to external circuits through the flexible circuit connectors by a variety of means, including solder pads, edge connector pads, and socket connectors. This allows for IC devices to occupy less space then with previous methods, which is beneficial in modules such as memory modules with multiple, stacked memory devices.
Imágenes(11)
Previous page
Next page
Reclamaciones(6)
1. A method for devising a circuit module comprising the steps of:
providing first and second leaded packaged integrated circuits each with upper and lower major surfaces and leads emergent from first and second peripheral sides of the respective packages;
providing a flex circuit along the first surface of which are disposed first and second pluralities of connective sites and along the second major surface of which are disposed first and second pluralities of connective sites; and
reconfiguring the leads of the first and second leaded packaged integrated circuits so as to confine the leads to a space defined by first and second planes defined by the upper and lower major surfaces of the respective packages;
attaching the leads emergent from the first peripheral side of the first leaded packaged integrated circuit to the first plurality of connective sites of the first major surface of the flex circuit and attaching the leads emergent from the second peripheral side of the first leaded packaged integrated circuit to the second plurality of connective sites of the first major surface of the flex circuit so as to realize contact between the lower major surface of the first leaded packaged integrated circuit and the first major surface of the flex circuit and connecting the second leaded packaged integrated circuit to the first and second pluralities of connective sites of the second major surface of the flex circuit.
2. The method of claim 1 in which the flex circuit provided exhibits a third plurality of connective sites for connection of the circuit module to an application environment.
3. The method of claim 1 in which an adhesive is disposed between the lower major surface of the first leaded packaged memory circuit and the first major surface of the flex circuit.
4. The method of claim 2 in which the third plurality of connective sites is configured as a socket connector.
5. The method of claim 2 in which the third plurality of connective sites is configured for connection to an edge connector.
6. The method of claims 1 in which the first and second leaded packaged integrated circuits are flash memory circuits.
Descripción
    RELATED APPLICATIONS
  • [0001]
    This application is a divisional of U.S. patent application Ser. No. 11/330,307, filed Jan. 11, 2006, which is hereby incorporated by reference herein.
  • TECHNICAL FIELD
  • [0002]
    This invention relates to stacking leaded integrated circuit devices and, in particular, to stacks and stacking integrated circuits in leaded packages.
  • BACKGROUND
  • [0003]
    A variety of systems and techniques are known for stacking packaged integrated circuits. Some techniques are devised for stacking chip-scale packaged devices (CSPs) while other systems and methods are better directed to leaded packages such as those that exhibit a set of leads extending from at least one lateral side of a typically rectangular package.
  • [0004]
    Memory devices are packaged in both chip-scale (CSP) and leaded packages. However, techniques for stacking CSP devices are typically not optimum for stacking leaded devices. Although CSP devices are gaining market share, in many areas, integrated circuits continue to be packaged in high volumes in leaded packages. For example, the well-known flash memory integrated circuit is typically packaged in a leaded package with fine-pitched leads emergent from one or both sides of the package. A common package for flash memory is the thin small outline package commonly known as the TSOP typified by leads emergent from one or more (typically a pair of opposite sides) lateral sides of the package. thin small outline package commonly known as the TSOP typified by leads emergent from one or more (typically a pair of opposite sides) lateral sides of the package.
  • [0005]
    The assignee of the present invention, Staktek Group L.P., has developed a wide variety of techniques, systems and designs for stacks and stacking with both leaded and CSP devices. In leaded package stacking, Staktek Group L.P. has developed, for example, U.S. Pat. No. 6,572,387 issued Jun. 3, 2003 and U.S. patent application Ser. No. 10/449,242 published as Pub. No. 2003/0203663 A1 which disclose and claim various techniques and apparatus related to stacking leaded packages.
  • [0006]
    Many other techniques have been developed for interconnecting the leads of the stacked devices. For example, U.S. Pat. No. 4,696,525 to Coller et al. purports to teach a socket connector for coupling adjacent devices in a stacked configuration to one another. The socket has external conductors that interconnect leads from like, adjacent devices to one another. Sockets, however, are limited in several respects. They are not versatile in their ability to implement complex interconnections. In addition, such sockets, which have relatively thick, plastic bodies, act as thermal insulators between upper and lower package surfaces, and inhibit the module's overall ability to dissipate heat.
  • [0007]
    Although the art has many techniques for stacking leaded devices, a new system and method for stacking leaded package devices is a welcome development. Accordingly, the present application discloses improved systems and methods for electrically and thermally coupling adjacent integrated circuit devices in stacked modules.
  • SUMMARY OF THE INVENTION
  • [0008]
    The present invention provides a system and method for stacks and stacking leaded package ICs packages. A flex circuit is disposed between leaded ICs to be stacked. In a preferred embodiment, leads of constituent leaded IC packages are configured to allow the lower surface of the leaded IC packages to contact the surface of the flex circuitry that provides connection between an upper and lower leaded IC package. In an optional embodiment, a part of the flex circuit emerges from between the leaded ICs and provides a connective facility for connection to external or application environments.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0009]
    FIG. 1 is an exploded view of a stacked module devised in accordance with a preferred embodiment of the present invention.
  • [0010]
    FIG. 2 is a side view of a stacked module devised in accordance with a preferred embodiment of the present invention.
  • [0011]
    FIG. 3 is a plan view of one side of a flex circuit in accordance with an embodiment of the present invention.
  • [0012]
    FIG. 4 is a plan view of another side of a flex circuit in accordance with an embodiment of the present invention.
  • [0013]
    FIG. 5 depicts the area marked “A” in FIG. 2.
  • [0014]
    FIG. 6 is a side view of a stacked module in accordance with an alternative preferred embodiment of the present invention.
  • [0015]
    FIG. 7 is a plan view of a stacked module in accordance with an alternative preferred embodiment of the present invention.
  • [0016]
    FIG. 8 is a plan view of a stacked module in accordance with another alternative preferred embodiment of the present invention.
  • [0017]
    FIG. 9 is a plan view of a stacked module in accordance with another alternative preferred embodiment of the present invention.
  • [0018]
    FIG. 10 is a plan view of another side of a stacked module in accordance with another alternative preferred embodiment of the present invention.
  • DETAILED DESCRIPTION
  • [0019]
    FIG. 1 is an exploded view of an exemplar stacked module 10 devised in accordance with a preferred embodiment of the present invention. Exemplar module 10 is comprised of leaded ICs 20 and 22 each having upper and lower sides or surfaces 23 and 25, respectively, and lateral sides S1 and S2 which, as those of skill will recognize, may be in the character of edges or sides and need not be perpendicular in aspect to the upper and lower surfaces 23 and 25. Leads 24 are emergent from sides S1 and S2. In a preferred embodiment, leads 24 are deflected to remain within the space defined by planes PL and PU defined by lower surfaces 25 and 23 respectively of the respective ICs to allow the lower surfaces 25 of each of the respective leaded packaged ICs to be in contact with the respective surfaces 15 and 17 of flex circuit 12 when the ICs are connected to the flex. In this disclosure, contact between the lower surface 25 of a leaded IC and the surfaces of flex circuit 12 includes not only direct contact between surface or side 25 and flex but shall include those instances where intermediate materials such as adhesive is used between the respective leaded IC and flex.
  • [0020]
    The present invention may also be employed with circuitry other than or in addition to memory such as the flash memory depicted in a number of the present Figs. Other exemplar types of circuitry that may be aggregated in stacks in accordance with embodiments of the invention include, just as non-limiting examples, DRAMs, FPGAs, and system stacks that include logic and memory as well as communications or graphics devices. It should be noted, therefore, that the depicted profile for ICs 20 and 22 is not a limitation and that upper and lower leaded ICs 20 and 22 respectively need not be TSOPs or TSOP-like and the packages employed may have more than one die or leads emergent from one, two, three or all sides of the respective package body. For example, a module 10 in accordance with embodiments of the present invention may employ leaded ICs 20 and 22 that have more than one die within each package and may exhibit leads emergent from only one side of the package. In such cases, adhesives will typically be employed between the IC and flex circuit. Further, a module 10 in accord with the present invention need not have two ICs as the invention may be employed to devise a stacked module 10 with two or more ICs as those of skill will understand after appreciating this disclosure. Further, techniques disclosed herein may be employed to stack a leaded IC in a leaded-CSP combination stack.
  • [0021]
    In the depicted preferred embodiment, flex circuit 12 (e.g., “flex”, “flex circuitry”, “flexible circuit” etc.) is disposed between leaded ICs 20 and 22 and exhibits a first side 15 having two pluralities of connective sites 34 and 36 adapted for connection to a leaded IC and, in this embodiment, another optional plurality of connective sites 32. Flex circuit 12 also exhibits a second side 17 having two pluralities of connective sites 44 and 46. Those of skill will recognize that flex circuit 12 may be comprised from traditional flexible circuitry or, in some of the alternative embodiments, what is sometimes called rigid-flex may be employed. Such rigid flex exhibits rigid areas and flexible areas to provide an interconnection function required of flex circuit 12 in the present invention.
  • [0022]
    Pluralities 34 and 36 and 44 and 46 of connective sites are adapted for connection to the leads of leaded packages IC 20 and IC 22, respectively, each of which has a plurality of peripheral sides, individual ones of which sides are identified as S1 and S2. Optional third plurality of connective sites 32 is adapted for connection of module 10 to an external circuit or environment.
  • [0023]
    Plural leads 24 are emergent from at least one of the plural sides of the ICs and typically, a plurality of leads 24 is emergent from one of the plural sides of each of the ICs 20 and 22 and a second plurality of leads 24 is emergent from another one of the plural sides of each of ICs 20 and 22. Leaded ICs 20 and 22 are connected to flex circuit 12 through the leads 24 of leaded ICs 20 and 22. As those of skill will recognize, many techniques exist for connecting the leads of leaded ICs 20 and 22 to the connective sites. Such techniques include, as a non-limiting example, use of solder or other conductive attachment. Other forms of bonding other than solder between the connecting sites and leads 24 may also be employed (such as brazing or welding for example) but soldering techniques are well understood and adapted for use in large scale manufacturing.
  • [0024]
    FIG. 2 depicts a side perspective view of a stacked module 10 devised in accordance with a preferred embodiment of the present invention. As depicted, lower side 25 of each of leaded ICs 20 and 22 are adjacent to sides 15 and 17 respectively, of flex circuit 12. To realize the adjacent and, preferably, contact (touching) relationship between the lower side 25 of a selected leaded IC and the respective flex circuit side, leads 24 typically require modification or reconfiguration which is preferably performed before mounting of the leaded IC to flex circuit 12. Those of skill will note that a preferred method for reconfiguration of leads 24 comprises use of a jig to fix the position of body 29 of the respective leaded IC and, preferably, support the lead at the point of emergence from the body at sides S1 and S2 of leaded ICs 20 and 22 before deflection of the respective leads toward the upper plane PU to confine leads 24 to the space between planes PL and PU of the respective leaded IC as earlier shown in FIG. 1. This is because typically, leaded ICs such as TSOPs are configured with leads that extend beyond the lower plane PL. In order for the lower surface 25 of the respective leaded packaged ICs to contact (either directly or through an adhesive or thermal intermediary) the respective surfaces of the flex circuit, the leads 24 must be typically reconfigured.
  • [0025]
    FIG. 3 depicts a plan view of side 15 of the flex circuit. As depicted, side 15 exhibits three pluralities of connective sites, 32, 34, and 36, each comprised of individual connective sites 32C, 34C, and 36C, respectively. First and second pluralities 34 and 36 are adapted for connection to leaded IC 20 through leads 24, with optional plurality of connective sites 32 being adapted for connecting module 10 to an external circuit or environment.
  • [0026]
    FIG. 4 depicts a plan view of side 17 of flex circuit 12. As depicted, side 17 exhibits two pluralities of connective sites 44 and 46 respectively, each comprised of multiple connective sites 44C and 46C, respectively, these sites being adapted for connection to leaded IC 22 through leads 24.
  • [0027]
    FIG. 5 depicts the area identified by “A” in earlier FIG. 2. As depicted, the standard lead shape is modified or reconfigured to reduce the profile X of module 10 as lower surfaces 25 of leaded ICs 20 and 22 are adjacent to and, preferably, in contact with surfaces 15 and 17, respectively, of flex circuit 12. Profile X is the distance between respective upper planes PU20 and PU22. Leads 24 of leaded ICs 20 and 22 are preferably configured to allow leaded ICs 20 and 24 to be in either direct or indirect (through intermediary adhesive for example) contact with flex 12.
  • [0028]
    Leads 24 of leaded ICs 20 and 22 employed in an exemplar module 10 are shown in contact with connective sites 34C and 44C, for example, while lower surface 25 of the leaded ICs 20 and 22 are in contact with the respective sides 15 and 17 of flex circuit 12.
  • [0029]
    FIG. 6 depicts an exemplar module 10 having connective sites 32 for connection to an external circuit or environment. Those of skill will recognize that when a third plurality of connective sites such as the depicted reference 32 are employed, they may be disposed on either side 15 or 17 of flex circuit 12. In this depiction, adhesive 33 is shown between lower surfaces 25 and respective sides of flex circuit 12.
  • [0030]
    FIG. 7 illustrates that, in devising a module in accordance with the present invention, some embodiments may be constructed where connective sites 32 take the form of edge connector pads for connection with an edge connector such as, for example, those typically found in computer applications for memory expansion.
  • [0031]
    FIG. 8 illustrates a plan view of an exemplar module 10 in accordance with an alternative preferred embodiment of the present invention. FIG. 8 employs a socket connector as the third plurality of connective sites 32 for connecting stacked module 10 to an external circuit or environment.
  • [0032]
    FIG. 9 illustrates a module 10 in accordance with an alternative preferred embodiment of the present invention, showing alternative arrangements of the pluralities of connection sites on side 15 of the flex circuit. In the depiction of FIG. 9, the first and second pluralities of connective sites are oriented in a first direction while the third plurality of connective sites for connection of the circuit module to an application environment are oriented in a direction perpendicular to the orientation of the first and second pluralities of connective sites.
  • [0033]
    FIG. 10 is a plan view of another side of the stacked module depicted in FIG. 9, sharing alternative arrangements of the pluralities of connective sites on side 17 of the flex circuit.
  • [0034]
    It will be seen by those skilled in the art that many embodiments taking a variety of specific forms and reflecting changes, substitutions, and alternations can be made without departing from the spirit and scope of the invention. Therefore, the described embodiments illustrate but do not restrict the scope of the claims.
Citas de patentes
Patente citada Fecha de presentación Fecha de publicación Solicitante Título
US4437235 *23 Ago 198220 Mar 1984Honeywell Information Systems Inc.Integrated circuit package
US4567543 *15 Feb 198328 Ene 1986Motorola, Inc.Double-sided flexible electronic circuit module
US4645944 *4 Sep 198424 Feb 1987Matsushita Electric Industrial Co., Ltd.MOS register for selecting among various data inputs
US4733461 *24 Dic 198529 Mar 1988Micro Co., Ltd.Method of stacking printed circuit boards
US4911643 *3 Ago 198927 Mar 1990Beta Phase, Inc.High density and high signal integrity connector
US4982533 *14 Sep 19898 Ene 1991Thomas FlorenceDrywell with plugs, drywell system and method for controlling the flow and direction of surface water
US4985703 *2 Feb 198915 Ene 1991Nec CorporationAnalog multiplexer
US5081067 *10 May 199114 Ene 1992Fujitsu LimitedCeramic package type semiconductor device and method of assembling the same
US5099393 *25 Mar 199124 Mar 1992International Business Machines CorporationElectronic package for high density applications
US5191404 *30 Sep 19912 Mar 1993Digital Equipment CorporationHigh density memory array packaging
US5198888 *20 Dic 199030 Mar 1993Hitachi, Ltd.Semiconductor stacked device
US5198965 *18 Dic 199130 Mar 1993International Business Machines CorporationFree form packaging of specific functions within a computer system
US5276418 *25 Mar 19914 Ene 1994Motorola, Inc.Flexible substrate electronic assembly
US5279029 *11 May 199318 Ene 1994Staktek CorporationUltra high density integrated circuit packages method
US5281852 *10 Dic 199125 Ene 1994Normington Peter J CSemiconductor device including stacked die
US5289062 *23 Mar 199322 Feb 1994Quality Semiconductor, Inc.Fast transmission gate switch
US5289346 *16 Feb 199322 Feb 1994Microelectronics And Computer Technology CorporationPeripheral to area adapter with protective bumper for an integrated circuit chip
US5386341 *1 Nov 199331 Ene 1995Motorola, Inc.Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape
US5390844 *23 Jul 199321 Feb 1995Tessera, Inc.Semiconductor inner lead bonding tool
US5394010 *12 Mar 199228 Feb 1995Kabushiki Kaisha ToshibaSemiconductor assembly having laminated semiconductor devices
US5394300 *11 Ene 199328 Feb 1995Mitsubishi Denki Kabushiki KaishaThin multilayered IC memory card
US5394303 *9 Sep 199328 Feb 1995Kabushiki Kaisha ToshibaSemiconductor device
US5397916 *26 Jul 199314 Mar 1995Normington; Peter J. C.Semiconductor device including stacked die
US5400003 *12 Ago 199321 Mar 1995Micron Technology, Inc.Inherently impedance matched integrated circuit module
US5402006 *10 Nov 199228 Mar 1995Texas Instruments IncorporatedSemiconductor device with enhanced adhesion between heat spreader and leads and plastic mold compound
US5484959 *11 Dic 199216 Ene 1996Staktek CorporationHigh density lead-on-package fabrication method and apparatus
US5491612 *21 Feb 199513 Feb 1996Fairchild Space And Defense CorporationThree-dimensional modular assembly of integrated circuits
US5499160 *30 Ene 199512 Mar 1996Staktek CorporationHigh density integrated circuit module with snap-on rail assemblies
US5502333 *30 Mar 199426 Mar 1996International Business Machines CorporationSemiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit
US5592364 *24 Ene 19957 Ene 1997Staktek CorporationHigh density integrated circuit module with complex electrical interconnect rails
US5594275 *18 Nov 199414 Ene 1997Samsung Electronics Co., Ltd.J-leaded semiconductor package having a plurality of stacked ball grid array packages
US5600541 *3 Ago 19954 Feb 1997Hughes Aircraft CompanyVertical IC chip stack with discrete chip carriers formed from dielectric tape
US5612570 *13 Abr 199518 Mar 1997Dense-Pac Microsystems, Inc.Chip stack and method of making same
US5714802 *31 Mar 19943 Feb 1998Micron Technology, Inc.High-density electronic module
US5715144 *24 May 19963 Feb 1998International Business Machines CorporationMulti-layer, multi-chip pyramid and circuit board structure
US5729894 *14 Jun 199624 Mar 1998Lsi Logic CorporationMethod of assembling ball bump grid array semiconductor packages
US5861666 *29 Ago 199619 Ene 1999Tessera, Inc.Stacked chip assembly
US5869353 *17 Nov 19979 Feb 1999Dense-Pac Microsystems, Inc.Modular panel stacking process
US6013948 *1 Abr 199811 Ene 2000Micron Technology, Inc.Stackable chip scale semiconductor package with mating contacts on opposed surfaces
US6014316 *10 Jun 199811 Ene 2000Irvine Sensors CorporationIC stack utilizing BGA contacts
US6021048 *17 Feb 19981 Feb 2000Smith; Gary W.High speed memory module
US6025642 *22 Sep 199715 Feb 2000Staktek CorporationUltra high density integrated circuit packages
US6028258 *3 Ago 199822 Feb 2000Hicks; William J.Drum bracket
US6028365 *30 Mar 199822 Feb 2000Micron Technology, Inc.Integrated circuit package and method of fabrication
US6030856 *10 Jun 199729 Feb 2000Tessera, Inc.Bondable compliant pads for packaging of a semiconductor chip and method therefor
US6034878 *16 Dic 19977 Mar 2000Hitachi, Ltd.Source-clock-synchronized memory system and memory unit
US6040624 *2 Oct 199721 Mar 2000Motorola, Inc.Semiconductor device package and method
US6172418 *22 Jun 19999 Ene 2001Nec CorporationSemiconductor device and method for fabricating the same
US6172874 *6 Abr 19989 Ene 2001Silicon Graphics, Inc.System for stacking of integrated circuit packages
US6180881 *5 May 199830 Ene 2001Harlan Ruben IsaakChip stack and method of making same
US6187652 *14 Sep 199813 Feb 2001Fujitsu LimitedMethod of fabrication of multiple-layer high density substrate
US6190944 *19 May 199920 Feb 2001Hyundai Electronics Industries Co., Ltd.Stacked package for semiconductor device and fabrication method thereof, and apparatus for making the stacked package
US6205654 *28 Dic 199827 Mar 2001Staktek Group L.P.Method of manufacturing a surface mount package
US6208521 *19 May 199827 Mar 2001Nitto Denko CorporationFilm carrier and laminate type mounting structure using same
US6336262 *30 Abr 19978 Ene 2002International Business Machines CorporationProcess of forming a capacitor with multi-level interconnection technology
US6339254 *31 Ago 199915 Ene 2002Texas Instruments IncorporatedStacked flip-chip integrated circuit assemblage
US6351029 *19 May 200026 Feb 2002Harlan R. IsaakStackable flex circuit chip package and method of making same
US6360433 *19 Sep 200026 Mar 2002Andrew C. RossUniversal package and method of forming the same
US6504104 *30 Abr 20017 Ene 2003Siemens AktiengesellschaftFlexible wiring for the transformation of a substrate with edge contacts into a ball grid array
US6509639 *30 Abr 200221 Ene 2003Charles W. C. LinThree-dimensional stacked semiconductor package
US6514793 *25 Jun 20014 Feb 2003Dpac Technologies Corp.Stackable flex circuit IC package and method of making same
US6514794 *5 Feb 20024 Feb 2003Rambus Inc.Redistributed bond pads in stacked integrated circuit die package
US6521530 *23 May 200118 Feb 2003Fujitsu LimitedComposite interposer and method for producing a composite interposer
US6522018 *16 May 200018 Feb 2003Micron Technology, Inc.Ball grid array chip packages having improved testing and stacking characteristics
US6522022 *27 Nov 200118 Feb 2003Shinko Electric Industries Co., Ltd.Mounting structure for semiconductor devices
US6525413 *12 Jul 200025 Feb 2003Micron Technology, Inc.Die to die connection method and assemblies and packages including dice so connected
US6528870 *26 Ene 20014 Mar 2003Kabushiki Kaisha ToshibaSemiconductor device having a plurality of stacked wiring boards
US6531337 *24 Jul 200011 Mar 2003Micron Technology, Inc.Method of manufacturing a semiconductor structure having stacked semiconductor devices
US6531338 *31 Jul 200211 Mar 2003Micron Technology, Inc.Method of manufacturing a semiconductor structure having stacked semiconductor devices
US6532162 *26 May 200111 Mar 2003Intel CorporationReference plane of integrated circuit packages
US6673651 *11 Ene 20016 Ene 2004Oki Electric Industry Co., Ltd.Method of manufacturing semiconductor device including semiconductor elements mounted on base plate
US6674644 *1 Nov 20016 Ene 2004Sun Microsystems, Inc.Module and connector having multiple contact rows
US6677670 *25 Abr 200113 Ene 2004Seiko Epson CorporationSemiconductor device
US6683377 *30 May 200027 Ene 2004Amkor Technology, Inc.Multi-stacked memory package
US6686656 *13 Ene 20033 Feb 2004Kingston Technology CorporationIntegrated multi-chip chip scale package
US6690584 *20 Mar 200110 Feb 2004Fujitsu LimitedInformation-processing device having a crossbar-board connected to back panels on different sides
US6699730 *2 Feb 20012 Mar 2004Tessers, Inc.Stacked microelectronic assembly and method therefor
US6707437 *27 Abr 199916 Mar 2004Canon Kabushiki KaishaImage display apparatus and control method thereof
US6710437 *21 Nov 200223 Mar 2004Oki Electric Industry Co., Ltd.Semiconductor device having a chip-size package
US6712226 *1 Jul 200230 Mar 2004James E. Williams, Jr.Wall or ceiling mountable brackets for storing and displaying board-based recreational equipment
US6838761 *2 Ago 20034 Ene 2005Chippac, Inc.Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield
US6839266 *20 Mar 20024 Ene 2005Rambus Inc.Memory module with offset data lines and bit line swizzle configuration
US6841868 *14 Ago 200111 Ene 2005Micron Technology, Inc.Memory modules including capacity for additional memory
US6849949 *23 Mar 20001 Feb 2005Samsung Electronics Co., Ltd.Thin stacked package
US6850414 *2 Jul 20021 Feb 2005Infineon Technologies AgElectronic printed circuit board having a plurality of identically designed, housing-encapsulated semiconductor memories
US6853064 *12 May 20038 Feb 2005Micron Technology, Inc.Semiconductor component having stacked, encapsulated dice
US6858910 *16 Oct 200222 Feb 2005Texas Instruments IncorporatedMethod of fabricating a molded package for micromechanical devices
US6867660 *26 Mar 200215 Mar 2005Murata Manufacturing Co., Ltd.Line transition device between dielectric waveguide and waveguide, and oscillator, and transmitter using the same
US6869825 *31 Dic 200222 Mar 2005Intel CorporationFolded BGA package design with shortened communication paths and more electrical routing flexibility
US6873039 *26 Jun 200329 Mar 2005Tessera, Inc.Methods of making microelectronic packages including electrically and/or thermally conductive element
US6982869 *7 Nov 20023 Ene 2006Micron Technology, Inc.Folded interposer
US6989285 *3 Ago 200424 Ene 2006Micron Technology, Inc.Method of fabrication of stacked semiconductor devices
US7011981 *5 Feb 200414 Mar 2006Lg.Philips Lcd Co., Ltd.Method for forming thin film and method for fabricating liquid crystal display using the same
US7161237 *17 May 20029 Ene 2007Micron Technology, Inc.Flip chip packaging using recessed interposer terminals
US20020006032 *11 Ene 200117 Ene 2002Chris KarabatsosLow-profile registered DIMM
US20030057540 *5 Jun 200227 Mar 2003Wen-Lo ShiehCombination-type 3D stacked IC package
US20050018495 *29 Ene 200427 Ene 2005Netlist, Inc.Arrangement of integrated circuits in a memory module
US20050035440 *22 Ago 200217 Feb 2005Tessera, Inc.Stacked chip assembly with stiffening layer
US20050040508 *12 Mar 200424 Feb 2005Jong-Joo LeeArea array type package stack and manufacturing method thereof
Clasificaciones
Clasificación de EE.UU.438/107, 257/E21.705
Clasificación internacionalH01L21/98
Clasificación cooperativaH05K2201/10515, H01L23/5387, H01L23/5385, H05K1/147, H01L25/18, H01L2924/0002, H01L23/13, H05K2201/091, H05K2201/10689, H05K1/189, H05K3/326, H05K1/182, H05K2201/056
Clasificación europeaH01L23/13, H01L25/18, H05K1/18F, H01L23/538J, H01L23/538F, H05K3/32C2
Eventos legales
FechaCódigoEventoDescripción
17 Mar 2009ASAssignment
Owner name: ENTORIAN TECHNOLOGIES, LP, TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WEHRLY, JAMES DOUGLAS, JR.;REEL/FRAME:022406/0744
Effective date: 20060109