US20090197390A1 - Lock and key structure for three-dimentional chip connection and process thereof - Google Patents
Lock and key structure for three-dimentional chip connection and process thereof Download PDFInfo
- Publication number
- US20090197390A1 US20090197390A1 US12/026,843 US2684308A US2009197390A1 US 20090197390 A1 US20090197390 A1 US 20090197390A1 US 2684308 A US2684308 A US 2684308A US 2009197390 A1 US2009197390 A1 US 2009197390A1
- Authority
- US
- United States
- Prior art keywords
- wafer
- mask
- adhesive
- applying
- thru vias
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 82
- 235000012431 wafers Nutrition 0.000 claims abstract description 263
- 239000004020 conductor Substances 0.000 claims abstract description 27
- 239000004642 Polyimide Substances 0.000 claims abstract description 11
- 229920001721 polyimide Polymers 0.000 claims abstract description 11
- 239000000853 adhesive Substances 0.000 claims description 33
- 230000001070 adhesive effect Effects 0.000 claims description 33
- 238000001020 plasma etching Methods 0.000 claims description 16
- 239000011521 glass Substances 0.000 claims description 15
- 150000004767 nitrides Chemical class 0.000 claims description 14
- 238000000059 patterning Methods 0.000 claims description 12
- 238000005304 joining Methods 0.000 claims description 8
- 238000005498 polishing Methods 0.000 claims description 7
- 239000004065 semiconductor Substances 0.000 claims description 7
- 239000002318 adhesion promoter Substances 0.000 claims description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 2
- 238000004093 laser heating Methods 0.000 claims description 2
- 229910052710 silicon Inorganic materials 0.000 claims description 2
- 239000010703 silicon Substances 0.000 claims description 2
- 238000003466 welding Methods 0.000 claims description 2
- 238000004140 cleaning Methods 0.000 claims 4
- 239000002313 adhesive film Substances 0.000 claims 1
- 238000010438 heat treatment Methods 0.000 claims 1
- 238000002844 melting Methods 0.000 claims 1
- 230000008018 melting Effects 0.000 claims 1
- 238000012545 processing Methods 0.000 abstract description 18
- 239000010410 layer Substances 0.000 description 13
- 238000010586 diagram Methods 0.000 description 9
- 239000000463 material Substances 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000010949 copper Substances 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 239000012790 adhesive layer Substances 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- -1 polytetrafluoroethylene Polymers 0.000 description 2
- 229920001343 polytetrafluoroethylene Polymers 0.000 description 2
- 239000004810 polytetrafluoroethylene Substances 0.000 description 2
- 238000012876 topography Methods 0.000 description 2
- 239000004593 Epoxy Substances 0.000 description 1
- 229910005883 NiSi Inorganic materials 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 239000007789 gas Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000007517 polishing process Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 238000010926 purge Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the embodiments of the invention provide a lock and key structure for three-dimensional chip connection and the process thereof where key studs on the first wafer contact conductors within the second wafer, and because the lock openings extend through an outer oxide, the first wafer can be attached to the second wafer by using processing that occurs in the middle-of-the-line (MOL) and at the back-end-of-the-line (BEOL).
- MOL middle-of-the-line
- BEOL back-end-of-the-line
- 3D chip integration presents many potential benefits for integrated circuit industries. For example, in 3D integrated circuits, each transistor may access a greater number of its nearest neighbors than a conventional two-dimensional (2D) circuit. This potentially allows each transistor or functional block to have a higher bandwidth and thus, in the aggregate, the device may operate properly at higher clock cycle rates. For 3D device integration (lamination of multiple wafers) there are several aspects that should be taken into consideration. The first concerns issues with interface bonding between the wafers, and the second concerns distortion and topography management.
- Embodiments herein provide a method for joining semiconductor wafers and a resulting structure.
- the method bonds the top of a first wafer to a temporary holder.
- the method can reduce the thickness of the wafer by first grinding or polishing.
- the method herein can be used with structures that have pre-existing thru vias or can create new thru vias.
- the method can create new thru vias or expose pre-existing conductive thru vias on the bottom of the first wafer.
- the method patterns a first mask (nitride-cap on an oxide-ILD (inter-level dielectric)) on the bottom of the first wafer and forms conductive key studs in locations on the first wafer as controlled by the first mask.
- the key studs can comprise new thru vias (if there were no pre-existing vias) or new contacts to pre-existing thru vias.
- the new contacts allow one to change the pitch and density of interface contacts from that of the thru-vias.
- the first mask is then removed to allow the key studs to extend from (project beyond) the bottom of wafer.
- the methods herein form a second mask (nitride-cap, oxide-ILD, and adhesive) on a second wafer and form an adhesive on the second mask. Lock openings are then patterned through the second mask and the adhesive, and into the second wafer. These lock openings expose conductors within the interior of the second wafer (such conductors can comprise wiring, contacts, or thru vias).
- the method positions the first wafer with respect to the second wafer such that the key studs are fit (positioned) within the lock openings and the key studs contact the conductors within the second wafer.
- the edges of the first wafer are tacked to the edges of the second wafer.
- the wafers are pressed together and heat is applied to bond the wafers together.
- the temporary holder can be removed from the top of the first wafer and the top of the first wafer can be cleaned to expose conductive contacts on the top of the first wafer.
- the wafers can be arranged in a “face-to-face” manner where the active circuitry sides of the wafers are joined together.
- a laminated structure can be formed.
- FIG. 1 is a schematic cross-sectional diagram of a partially completed integrated structure
- FIG. 2 is a schematic cross-sectional diagram of a partially completed integrated structure
- FIG. 3 is a schematic cross-sectional diagram of a partially completed integrated structure
- FIG. 4 is a schematic cross-sectional diagram of a partially completed integrated structure
- FIG. 5 is a schematic cross-sectional diagram of a partially completed integrated structure
- FIG. 6 is a schematic cross-sectional diagram of a partially completed integrated structure
- FIG. 7 is a schematic cross-sectional diagram of a partially completed integrated structure
- FIG. 8 is a schematic cross-sectional diagram of a partially completed integrated structure.
- FIG. 9 is a schematic cross-sectional diagram of a partially completed integrated structure.
- the first wafer can be attached to the second wafer by using processing that occurs in the middle-of-the-line (MOL), and during back-end-of-the-line (BEOL) processing.
- MOL middle-of-the-line
- BEOL back-end-of-the-line
- BEOL back-end-of-the-line
- BEOL back-end-of-the-line
- BEOL back-end-of-the-line
- MOL process are considered to be those that can include applying iso-static pressures of less than approximately 150 psi and temperatures of less than approximately 425° C. Therefore, embodiments herein apply iso-static pressures of less than approximately 150 psi and temperatures of less than approximately 425° C. between the first wafer and the second wafer to cause the adhesive to bond the first wafer to the second wafer.
- embodiments herein include a method for joining semiconductor wafers and a resulting structure. More specifically, as shown in FIG. 1 , the method bonds the top of a first wafer 100 to a temporary holder 106 using, for example a cured adhesive layer 102 (e.g., polyimide layer (e.g., 3-7 ⁇ m)) and a release layer 104 (e.g., polytetrafluoroethylene (PTFE), polyfluoroethylene (PFE), or any similar material (e.g., 12 ⁇ m)).
- a cured adhesive layer 102 e.g., polyimide layer (e.g., 3-7 ⁇ m)
- a release layer 104 e.g., polytetrafluoroethylene (PTFE), polyfluoroethylene (PFE), or any similar material (e.g., 12 ⁇ m)
- the temporary holder 106 can comprise, for example, a layer of glass or any form of ceramic, Si wafers, or similar material, with a matching TCE (Thermal Coefficient of Expansion) with that of Si.
- the bonding process can apply an adhesion promoter to the layer of glass and/or wafer before applying the release layer 104 to the wafer 100 or the holder 106 .
- the structure can be laminated using, for example a pressure of approximately 100 psi and a temperature of approximately 370° C.
- the method can reduce the thickness of the wafer 100 by first grinding or polishing the first (or top) wafer 100 .
- the top wafer 100 is thinned in a multi-step process.
- the top wafer 100 can first be mechanically thinned to 60-100 ⁇ m and further thinned to 10-20 ⁇ m (or less) by a common reactive ion etching (RIE) process. This two step thinning can achieve the desired top wafer thickness for thru-via formation.
- RIE reactive ion etching
- the method herein can be used with structures that have pre-existing thru vias or the method can create new thru vias, or replace the pre-existing thru-vias with a new filling material.
- the via replacement allows the vias to be filled temporarily with a material with a high processing temperature (poly-Si during front-end-of-line processing (FEOL)) which is then replaced with a material having a high electrical conduction (Cu) in a later stage (e.g., BEOL).
- FEOL front-end-of-line processing
- Cu electrical conduction
- FIGS. 5-8 that are discussed in detail below, illustrate a first wafer that does not initially include thru vias, but which has thru vias added by method embodiments herein.
- the method can create new thru vias 600 or expose pre-existing conductive thru vias 108 on the bottom of the first wafer 100 .
- Thru vias comprise conductors that extend from the top of the first wafer 100 completely through the wafer to the bottom of the wafer.
- the above thinning processes will generally expose any existing thru vias 108 as shown in FIG. 1 .
- the method patterns a first mask 200 on the bottom of the first wafer 100 and forms conductive key studs 202 in locations on the first wafer 100 as controlled by the first mask 200 .
- the key studs can comprise new thru vias 600 (if there were no pre-existing vias) as shown in FIGS. 6-8 , or new contacts 202 to pre-existing thru vias 108 , as shown in FIG. 2 .
- their pitch and size can be different from that of the thru-vias, allowing both thru-via and blind via connections between the two wafers.
- one exemplary process for forming the key studs begins by adding a nitride or oxide layer 200 (2-3 ⁇ m), or a thin nitride-cap with bulk oxide, to the bottom of the top wafer 100 as a hardmask. Then a lithographic process combined with reactive ion etching is used to create openings in the first mask 200 to define the future locations of the key studs 202 on the bottom of the top wafers. These openings are then filled/plated with a conductive material, such as a metal (e.g., Copper) and a polishing process (e.g., chemical-mechanical polishing (CMP)) can be used to remove any access conductive material.
- the metal fill can also involve depositing a layer of liner to increase the adhesion to the recess sidewall before the fill of the conductive metal.
- the first mask 200 is then removed to allow the key studs 202 to extend from (project beyond) the bottom of wafer, as shown in FIG. 3 .
- a reactive ion etching process can be used to remove the hardmask 200 .
- this RIE hardmask recess etch typically stops on the cap material to protect the conductive metal from corrosion.
- the etch chemistry is also chosen such that the liner deposited in the previous step is retained to protect the sidewall of the studs from corrosive environment as well.
- the key studs 202 can be cleaned in a wet process such as IPA/0.03% acetic/H 2 O rinse.
- the methods herein form a second mask 302 on a second wafer 300 and form an adhesive 304 on the second mask layer 302 .
- the second mask and adhesive can be a multi-layer structure. Therefore, in one example of processing the second mask 302 , the method can cap the top of the bottom wafer 300 with a nitride or oxide base (e.g., 1 ⁇ m) and then coat an adhesive (e.g., 2 ⁇ m) on the 1 ⁇ m base surface. This can be followed by adding a 1000 ⁇ oxide on the adhesive to serve as a reactive ion etching separate layer.
- Lock openings 308 are then patterned through the second mask 302 and the adhesive 304 , and into the second wafer 300 . These lock openings 308 expose conductors 306 within the interior of the second wafer 300 . Such conductors 306 can comprise internal wiring, contacts, or thru vias.
- the process of forming the lock openings 308 can again be lithographic in nature and can define the via to have a critical dimension (CD) that is 1-10 ⁇ m larger than the key stud 202 .
- Reactive ion etching can be used to create the openings 308 through the lithographic mask. If the multi-layer second mask is used, after the etching, there can be about 1.5 ⁇ m of the adhesive 304 remaining and this can be trimmed thinner as necessary.
- the method then cleans the lock openings 308 with any wet cleaner, again, such as IPA/0.03% acetic/H 2 O.
- the method positions the first wafer 100 with respect to the second wafer such that the key studs 202 are fit (positioned) within the lock openings 308 and the key studs 202 contact the conductors 306 within the second wafer 300 .
- the edges of the first wafer 100 can be tacked to the edges of the second wafer using a low-temperature adhesive, such as a 5 min epoxy to hold the registration in place. This tack can also be accomplished by using localized laser heating or electrical spot welding, or simply mechanical clamping.
- the wafers are pressed together and heat is applied to bond the wafers together and cause the conductive features ( 108 , 202 , 306 , 600 , etc.) to join with each other.
- the aligned wafers can be placed in laminator with iso-static pressure.
- the adhesive 304 will bond when temperature reaches middle-of-the-line processing condition temperatures (e.g., 300° C.-425° C. and 100-150 psi.
- the ambient can be a vacuum and a gas purge can be used to avoid oxidation of any metal or adhesive.
- the temporary holder 106 can be removed from the top of the first wafer 100 and the top of the first wafer 100 can be cleaned to expose conductive contacts on the top of the first wafer 100 .
- the glass carrier 106 can be released by laser application.
- the release layer 104 is removed with the glass carrier 106 ; however, the protective adhesive layer 102 remains to protect the top wafer 100 .
- An oxygen RIE can be used to remove the protective layer 102 .
- a wet clean can be performed on the top of the top wafer 100 . This process will expose the thru vias 108 .
- contacts 400 can be formed on the wafer 100 by, for example, applying solder paste thru a mold. Then, the wafer can be cleaned as necessary.
- FIGS. 5-8 illustrate a substantially similar method; however, as mentioned above, the key studs can comprise new thru vias 600 , because, as shown in FIG. 5 , there were no pre-existing thru vias in the substrate 100 .
- an oxide or nitride hardmask 602 can be patterned (through positive resist lithographic and RIE processing) on the bottom of the wafer 100 , and openings can be formed through the wafer 100 for the thru vias 600 .
- the openings are first insulated from Si and then filled or plated with a conductor (e.g., Copper) to form the thru vias 600 .
- a conductor e.g., Copper
- the mask 602 is removed leaving the ends of the thru vias 600 extending from (projecting beyond) the bottom of the top wafer 100 , as shown in FIG. 7 .
- a reactive ion etching process can be used to remove the hardmask 602 .
- the key studs 600 can be cleaned in a wet process such as IPA/0.03% acetic/H 2 O rinse.
- openings can be formed through the wafer 100 for the thru vias 600 .
- the openings can again be filled or plated with a conductor to form the thru vias 600 .
- an oxide or nitride hardmask 602 can be patterned (through negative resist lithographic and RIE processing) on the bottom of the wafer 100 .
- the bottom of the wafer 100 is thinned further (using any of the previously mentioned processes). After this the mask 604 is removed leaving the ends of the thru vias 600 extending from (projecting beyond) the bottom of the top wafer 100 , as shown in FIG. 7 .
- a reactive ion etching process can be used to remove the hardmask 604 .
- the key studs 600 can be cleaned in a wet process such as IPA/0.03% acetic/H 2 O rinse.
- IPA/0.03% acetic/H 2 O rinse The processing shown in FIGS. 7 and 8 is the same as that described in FIGS. 3 and 4 , except that the key studs 600 are the ends of the thru vias 600 .
- a laminated structure can be formed, as shown in FIG. 9 .
- the method repeats the bonding, the patterning of the first mask, the forming of the key studs, and the removing of the first oxide mask on a third wafer.
- the forming of the second mask, the forming of the adhesive, and the patterning of the lock openings are repeated on the top of the first wafer.
- the positioning, the applying of the heat and pressure can be repeated to bond the bottom of the third wafer to the top of the first wafer.
- the repeating processes can be continued for additional wafers to create a laminated structure.
- the wafers can be arranged in a “face-to-face” manner were the active circuitry sides of the wafers are joined together.
- the top of the first wafer is positioned with respect to the top of the second wafer such that the key studs are positioned within the lock openings and the key studs contact the conductors within the second wafer.
- heat and pressure is applied between the first wafer and the second wafer to cause the adhesive to bond the top of the first wafer to the top of the second wafer, after which the temporary holder can be removed from the bottom of the first wafer.
- the “top” of the first wafer and the “top” of the second wafer comprises active circuitry.
- FIGS. 1-9 can illustrate face-to-face (top-to-top) joining of the wafers, or fact-to-back (top-to-bottom) joining of the wafers.
- embodiments herein because oxide or nitride hardmasks are utilized in the above processes, instead of materials such as polyimides, the first wafer can be attached to the second wafer by using processing that occurs in the middle-of-the-line (MOL) and in the back-end-of-the-line (BEOL). Therefore, embodiments herein apply iso-static pressures of less than approximately 150 psi and temperatures of less than approximately 425° C. between the first wafer and the second wafer to cause the adhesive to bond the first wafer to the second wafer and can safely be used in middle of the line processing. Further, the embodiments herein join and bond the insulators and conductors of the adjacent wafers in a single process, which is more efficient and increases yield.
- MOL middle-of-the-line
- BEOL back-end-of-the-line
Abstract
Description
- 1. Field of the Invention
- The embodiments of the invention provide a lock and key structure for three-dimensional chip connection and the process thereof where key studs on the first wafer contact conductors within the second wafer, and because the lock openings extend through an outer oxide, the first wafer can be attached to the second wafer by using processing that occurs in the middle-of-the-line (MOL) and at the back-end-of-the-line (BEOL).
- 2. Description of the Related Art
- Three-dimensional (3D) chip integration presents many potential benefits for integrated circuit industries. For example, in 3D integrated circuits, each transistor may access a greater number of its nearest neighbors than a conventional two-dimensional (2D) circuit. This potentially allows each transistor or functional block to have a higher bandwidth and thus, in the aggregate, the device may operate properly at higher clock cycle rates. For 3D device integration (lamination of multiple wafers) there are several aspects that should be taken into consideration. The first concerns issues with interface bonding between the wafers, and the second concerns distortion and topography management.
- Several different ways of integrating 3D chips are known, such as Cu—Cu compression, oxide-oxide (or polymer) bonding, etc. While each of the conventional methods has advantages for making 3D chips, conventional processes are monolithic, because the bonding is initiated either for metal or dielectric but not both. Since the interface needs both metal (via) and dielectric bonding, the monolithic methods inherently require a two step process to stitch the metal contacts or enforce the dielectric bonding. In this regard the monolithic approaches can be unreliable and complex. In addition, it is difficult to achieve sub-micron accuracy at the wafer level with monolithic bonding due to lack of constraints in either in-plane registration and/or topographical conformity.
- Embodiments herein provide a method for joining semiconductor wafers and a resulting structure. The method bonds the top of a first wafer to a temporary holder. The method can reduce the thickness of the wafer by first grinding or polishing.
- The method herein can be used with structures that have pre-existing thru vias or can create new thru vias. Thus, the method can create new thru vias or expose pre-existing conductive thru vias on the bottom of the first wafer. Regardless of whether the thru vias are pre-existing, the method patterns a first mask (nitride-cap on an oxide-ILD (inter-level dielectric)) on the bottom of the first wafer and forms conductive key studs in locations on the first wafer as controlled by the first mask. The key studs can comprise new thru vias (if there were no pre-existing vias) or new contacts to pre-existing thru vias. The new contacts allow one to change the pitch and density of interface contacts from that of the thru-vias. The first mask is then removed to allow the key studs to extend from (project beyond) the bottom of wafer.
- In separate processing that can occur before, simultaneously with, or after the processing of the first wafer, the methods herein form a second mask (nitride-cap, oxide-ILD, and adhesive) on a second wafer and form an adhesive on the second mask. Lock openings are then patterned through the second mask and the adhesive, and into the second wafer. These lock openings expose conductors within the interior of the second wafer (such conductors can comprise wiring, contacts, or thru vias).
- After the first and second wafers are processed as described above, the method positions the first wafer with respect to the second wafer such that the key studs are fit (positioned) within the lock openings and the key studs contact the conductors within the second wafer. Next, the edges of the first wafer are tacked to the edges of the second wafer. Then the wafers are pressed together and heat is applied to bond the wafers together. After the first wafer is bonded to the second wafer, the temporary holder can be removed from the top of the first wafer and the top of the first wafer can be cleaned to expose conductive contacts on the top of the first wafer.
- In other embodiments, the wafers can be arranged in a “face-to-face” manner where the active circuitry sides of the wafers are joined together. In different embodiments a laminated structure can be formed.
- These and other aspects of the embodiments of the invention will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following descriptions, while indicating preferred embodiments of the invention and numerous specific details thereof, are given by way of illustration and not of limitation. Many changes and modifications may be made within the scope of the embodiments of the invention without departing from the spirit thereof, and the embodiments of the invention include all such modifications.
- The embodiments of the invention will be better understood from the following detailed description with reference to the drawings, in which:
-
FIG. 1 is a schematic cross-sectional diagram of a partially completed integrated structure; -
FIG. 2 is a schematic cross-sectional diagram of a partially completed integrated structure; -
FIG. 3 is a schematic cross-sectional diagram of a partially completed integrated structure; -
FIG. 4 is a schematic cross-sectional diagram of a partially completed integrated structure; -
FIG. 5 is a schematic cross-sectional diagram of a partially completed integrated structure; -
FIG. 6 is a schematic cross-sectional diagram of a partially completed integrated structure; -
FIG. 7 is a schematic cross-sectional diagram of a partially completed integrated structure; -
FIG. 8 is a schematic cross-sectional diagram of a partially completed integrated structure; and -
FIG. 9 is a schematic cross-sectional diagram of a partially completed integrated structure. - The embodiments of the invention and the various features and advantageous details thereof are explained more fully with reference to the non-limiting embodiments that are illustrated in the accompanying drawings and detailed in the following description. It should be noted that the features illustrated in the drawings are not necessarily drawn to scale. Descriptions of well-known components and processing techniques are omitted so as to not unnecessarily obscure the embodiments of the invention. The examples used herein are intended merely to facilitate an understanding of ways in which the embodiments of the invention may be practiced and to further enable those of skill in the art to practice the embodiments of the invention. Accordingly, the examples should not be construed as limiting the scope of the embodiments of the invention.
- As mentioned above, monolithic approaches of integrating wafers are sometimes unreliable and complex. In addition, it is difficult to achieve sub-micron accuracy at the wafer level with monolithic bonding due to lack of constraints in either in-plane registration and/or topographical conformity. These issues are addressed in this disclosure which provides a hybrid interface structure and method. The method forms a stud/via or lock/key interface structure and bonds metals and dielectrics in one step. These methods help control the wafer level distortion within sub-micron range and such methods are insensitive to interface topography.
- One feature of embodiments herein is that because oxide or nitride hardmasks are utilized, instead of materials such as polyimides, the first wafer can be attached to the second wafer by using processing that occurs in the middle-of-the-line (MOL), and during back-end-of-the-line (BEOL) processing. State of the art complementary metal oxide semiconductor (CMOS) devices have relatively low MOL (BEOL) temperature budget, which is gradually approaching the back-end-of-the-line (BEOL) temperatures of about 400° C. The MOL (BEOL) temperature budget issue is of issue for devices that are based on high-temperature-unstable substances, such as NiSi, since defect levels in these devices increase dramatically with a temperature greater than 450° C. For purposes herein, MOL process are considered to be those that can include applying iso-static pressures of less than approximately 150 psi and temperatures of less than approximately 425° C. Therefore, embodiments herein apply iso-static pressures of less than approximately 150 psi and temperatures of less than approximately 425° C. between the first wafer and the second wafer to cause the adhesive to bond the first wafer to the second wafer.
- As shown in the drawings, embodiments herein include a method for joining semiconductor wafers and a resulting structure. More specifically, as shown in
FIG. 1 , the method bonds the top of afirst wafer 100 to atemporary holder 106 using, for example a cured adhesive layer 102 (e.g., polyimide layer (e.g., 3-7 μm)) and a release layer 104 (e.g., polytetrafluoroethylene (PTFE), polyfluoroethylene (PFE), or any similar material (e.g., 12 μm)). Thetemporary holder 106 can comprise, for example, a layer of glass or any form of ceramic, Si wafers, or similar material, with a matching TCE (Thermal Coefficient of Expansion) with that of Si. The bonding process can apply an adhesion promoter to the layer of glass and/or wafer before applying therelease layer 104 to thewafer 100 or theholder 106. After the adhesive 102 has been cured, the structure can be laminated using, for example a pressure of approximately 100 psi and a temperature of approximately 370° C. - The method can reduce the thickness of the
wafer 100 by first grinding or polishing the first (or top)wafer 100. In one embodiment, thetop wafer 100 is thinned in a multi-step process. For example, thetop wafer 100 can first be mechanically thinned to 60-100 μm and further thinned to 10-20 μm (or less) by a common reactive ion etching (RIE) process. This two step thinning can achieve the desired top wafer thickness for thru-via formation. - The method herein can be used with structures that have pre-existing thru vias or the method can create new thru vias, or replace the pre-existing thru-vias with a new filling material. The via replacement allows the vias to be filled temporarily with a material with a high processing temperature (poly-Si during front-end-of-line processing (FEOL)) which is then replaced with a material having a high electrical conduction (Cu) in a later stage (e.g., BEOL). Pre-existing vias are illustrated in
FIGS. 1-4 asitem 108 and subsequently formed thru vias are illustrated inFIGS. 5-8 asitem 600. Thus,FIGS. 5-8 , that are discussed in detail below, illustrate a first wafer that does not initially include thru vias, but which has thru vias added by method embodiments herein. - Thus, the method can create new thru
vias 600 or expose pre-existing conductive thruvias 108 on the bottom of thefirst wafer 100. Thru vias comprise conductors that extend from the top of thefirst wafer 100 completely through the wafer to the bottom of the wafer. The above thinning processes will generally expose any existing thruvias 108 as shown inFIG. 1 . - Regardless of whether the vias are pre-existing, the method patterns a
first mask 200 on the bottom of thefirst wafer 100 and forms conductivekey studs 202 in locations on thefirst wafer 100 as controlled by thefirst mask 200. The key studs can comprise new thru vias 600 (if there were no pre-existing vias) as shown inFIGS. 6-8 , ornew contacts 202 to pre-existing thruvias 108, as shown inFIG. 2 . In the cases of new contacts, their pitch and size can be different from that of the thru-vias, allowing both thru-via and blind via connections between the two wafers. - More specifically, one exemplary process for forming the key studs begins by adding a nitride or oxide layer 200 (2-3 μm), or a thin nitride-cap with bulk oxide, to the bottom of the
top wafer 100 as a hardmask. Then a lithographic process combined with reactive ion etching is used to create openings in thefirst mask 200 to define the future locations of thekey studs 202 on the bottom of the top wafers. These openings are then filled/plated with a conductive material, such as a metal (e.g., Copper) and a polishing process (e.g., chemical-mechanical polishing (CMP)) can be used to remove any access conductive material. The metal fill can also involve depositing a layer of liner to increase the adhesion to the recess sidewall before the fill of the conductive metal. - The
first mask 200 is then removed to allow thekey studs 202 to extend from (project beyond) the bottom of wafer, as shown inFIG. 3 . For example, a reactive ion etching process can be used to remove thehardmask 200. When the cap material is used for the stud ILD, this RIE hardmask recess etch typically stops on the cap material to protect the conductive metal from corrosion. The etch chemistry is also chosen such that the liner deposited in the previous step is retained to protect the sidewall of the studs from corrosive environment as well. Subsequently, thekey studs 202 can be cleaned in a wet process such as IPA/0.03% acetic/H2O rinse. - In separate processing that can occur before, simultaneously with, or after the processing of the
first wafer 100, the methods herein form asecond mask 302 on asecond wafer 300 and form an adhesive 304 on thesecond mask layer 302. The second mask and adhesive can be a multi-layer structure. Therefore, in one example of processing thesecond mask 302, the method can cap the top of thebottom wafer 300 with a nitride or oxide base (e.g., 1 μm) and then coat an adhesive (e.g., 2 μm) on the 1 μm base surface. This can be followed by adding a 1000 Å oxide on the adhesive to serve as a reactive ion etching separate layer. -
Lock openings 308 are then patterned through thesecond mask 302 and the adhesive 304, and into thesecond wafer 300. These lockopenings 308 exposeconductors 306 within the interior of thesecond wafer 300.Such conductors 306 can comprise internal wiring, contacts, or thru vias. - The process of forming the
lock openings 308 can again be lithographic in nature and can define the via to have a critical dimension (CD) that is 1-10 μm larger than thekey stud 202. Reactive ion etching can be used to create theopenings 308 through the lithographic mask. If the multi-layer second mask is used, after the etching, there can be about 1.5 μm of the adhesive 304 remaining and this can be trimmed thinner as necessary. The method then cleans thelock openings 308 with any wet cleaner, again, such as IPA/0.03% acetic/H2O. - After the first and second wafers are processed as described above, as shown by the arrow in
FIG. 3 , the method positions thefirst wafer 100 with respect to the second wafer such that thekey studs 202 are fit (positioned) within thelock openings 308 and thekey studs 202 contact theconductors 306 within thesecond wafer 300. Next, the edges of thefirst wafer 100 can be tacked to the edges of the second wafer using a low-temperature adhesive, such as a 5 min epoxy to hold the registration in place. This tack can also be accomplished by using localized laser heating or electrical spot welding, or simply mechanical clamping. Then, the wafers are pressed together and heat is applied to bond the wafers together and cause the conductive features (108, 202, 306, 600, etc.) to join with each other. For example, the aligned wafers can be placed in laminator with iso-static pressure. The adhesive 304 will bond when temperature reaches middle-of-the-line processing condition temperatures (e.g., 300° C.-425° C. and 100-150 psi. The ambient can be a vacuum and a gas purge can be used to avoid oxidation of any metal or adhesive. - After the
first wafer 100 is bonded to the second wafer, thetemporary holder 106 can be removed from the top of thefirst wafer 100 and the top of thefirst wafer 100 can be cleaned to expose conductive contacts on the top of thefirst wafer 100. More specifically, theglass carrier 106 can be released by laser application. Therelease layer 104 is removed with theglass carrier 106; however, the protectiveadhesive layer 102 remains to protect thetop wafer 100. An oxygen RIE can be used to remove theprotective layer 102. Then, a wet clean can be performed on the top of thetop wafer 100. This process will expose the thruvias 108. As inFIG. 4 contacts 400 can be formed on thewafer 100 by, for example, applying solder paste thru a mold. Then, the wafer can be cleaned as necessary. -
FIGS. 5-8 illustrate a substantially similar method; however, as mentioned above, the key studs can comprise new thruvias 600, because, as shown inFIG. 5 , there were no pre-existing thru vias in thesubstrate 100. - As shown in
FIG. 6A , in one optional embodiment, an oxide ornitride hardmask 602 can be patterned (through positive resist lithographic and RIE processing) on the bottom of thewafer 100, and openings can be formed through thewafer 100 for the thruvias 600. The openings are first insulated from Si and then filled or plated with a conductor (e.g., Copper) to form the thruvias 600. After this themask 602 is removed leaving the ends of the thruvias 600 extending from (projecting beyond) the bottom of thetop wafer 100, as shown inFIG. 7 . For example, a reactive ion etching process can be used to remove thehardmask 602. Subsequently, thekey studs 600 can be cleaned in a wet process such as IPA/0.03% acetic/H2O rinse. - As shown in
FIG. 6B , in a different optional embodiment, prior to forming thehardmask 604, openings can be formed through thewafer 100 for the thruvias 600. The openings can again be filled or plated with a conductor to form the thruvias 600. Then, an oxide ornitride hardmask 602 can be patterned (through negative resist lithographic and RIE processing) on the bottom of thewafer 100. The bottom of thewafer 100 is thinned further (using any of the previously mentioned processes). After this themask 604 is removed leaving the ends of the thruvias 600 extending from (projecting beyond) the bottom of thetop wafer 100, as shown inFIG. 7 . For example, a reactive ion etching process can be used to remove thehardmask 604. Subsequently, thekey studs 600 can be cleaned in a wet process such as IPA/0.03% acetic/H2O rinse. The processing shown inFIGS. 7 and 8 is the same as that described inFIGS. 3 and 4 , except that thekey studs 600 are the ends of the thruvias 600. - In different embodiments a laminated structure can be formed, as shown in
FIG. 9 . To form such a laminated structure of many wafer layers, the method repeats the bonding, the patterning of the first mask, the forming of the key studs, and the removing of the first oxide mask on a third wafer. Also, the forming of the second mask, the forming of the adhesive, and the patterning of the lock openings are repeated on the top of the first wafer. Then, the positioning, the applying of the heat and pressure can be repeated to bond the bottom of the third wafer to the top of the first wafer. The repeating processes can be continued for additional wafers to create a laminated structure. - In any of the foregoing embodiments, the wafers can be arranged in a “face-to-face” manner were the active circuitry sides of the wafers are joined together. In such a method, the top of the first wafer is positioned with respect to the top of the second wafer such that the key studs are positioned within the lock openings and the key studs contact the conductors within the second wafer. As above, heat and pressure is applied between the first wafer and the second wafer to cause the adhesive to bond the top of the first wafer to the top of the second wafer, after which the temporary holder can be removed from the bottom of the first wafer. For purposes herein, the “top” of the first wafer and the “top” of the second wafer comprises active circuitry. To the contrary, the “bottom” of the first wafer and the “bottom” of the second wafer comprise bulk silicon devoid of circuitry. Therefore,
FIGS. 1-9 can illustrate face-to-face (top-to-top) joining of the wafers, or fact-to-back (top-to-bottom) joining of the wafers. - One feature of embodiments herein is that because oxide or nitride hardmasks are utilized in the above processes, instead of materials such as polyimides, the first wafer can be attached to the second wafer by using processing that occurs in the middle-of-the-line (MOL) and in the back-end-of-the-line (BEOL). Therefore, embodiments herein apply iso-static pressures of less than approximately 150 psi and temperatures of less than approximately 425° C. between the first wafer and the second wafer to cause the adhesive to bond the first wafer to the second wafer and can safely be used in middle of the line processing. Further, the embodiments herein join and bond the insulators and conductors of the adjacent wafers in a single process, which is more efficient and increases yield.
- The foregoing description of the specific embodiments will so fully reveal the general nature of the invention that others can, by applying current knowledge, readily modify and/or adapt for various applications such specific embodiments without departing from the generic concept, and, therefore, such adaptations and modifications should and are intended to be comprehended within the meaning and range of equivalents of the disclosed embodiments. It is to be understood that the phraseology or terminology employed herein is for the purpose of description and not of limitation. Therefore, while the embodiments of the invention have been described in terms of preferred embodiments, those skilled in the art will recognize that the embodiments of the invention can be practiced with modification within the spirit and scope of the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/026,843 US7566632B1 (en) | 2008-02-06 | 2008-02-06 | Lock and key structure for three-dimensional chip connection and process thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/026,843 US7566632B1 (en) | 2008-02-06 | 2008-02-06 | Lock and key structure for three-dimensional chip connection and process thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
US7566632B1 US7566632B1 (en) | 2009-07-28 |
US20090197390A1 true US20090197390A1 (en) | 2009-08-06 |
Family
ID=40887270
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/026,843 Active US7566632B1 (en) | 2008-02-06 | 2008-02-06 | Lock and key structure for three-dimensional chip connection and process thereof |
Country Status (1)
Country | Link |
---|---|
US (1) | US7566632B1 (en) |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100330788A1 (en) * | 2009-06-30 | 2010-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thin wafer handling structure and method |
US9034442B2 (en) | 2012-11-30 | 2015-05-19 | Corning Incorporated | Strengthened borosilicate glass containers with improved damage tolerance |
US9305769B2 (en) | 2009-06-30 | 2016-04-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thin wafer handling method |
US9428302B2 (en) | 2012-06-28 | 2016-08-30 | Corning Incorporated | Delamination resistant glass containers with heat-tolerant coatings |
US9668936B2 (en) | 2012-02-28 | 2017-06-06 | Corning Incorporated | Glass articles with low-friction coatings |
US10065884B2 (en) | 2014-11-26 | 2018-09-04 | Corning Incorporated | Methods for producing strengthened and durable glass containers |
US10117806B2 (en) | 2012-11-30 | 2018-11-06 | Corning Incorporated | Strengthened glass containers resistant to delamination and damage |
US10737973B2 (en) | 2012-02-28 | 2020-08-11 | Corning Incorporated | Pharmaceutical glass coating for achieving particle reduction |
US10899659B2 (en) | 2014-09-05 | 2021-01-26 | Corning Incorporated | Glass articles and methods for improving the reliability of glass articles |
US11208348B2 (en) | 2015-09-30 | 2021-12-28 | Corning Incorporated | Halogenated polyimide siloxane chemical compositions and glass articles with halogenated polyimide siloxane low-friction coatings |
US11315900B2 (en) * | 2018-09-21 | 2022-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonded semiconductor devices and methods of forming the same |
US11497681B2 (en) | 2012-02-28 | 2022-11-15 | Corning Incorporated | Glass articles with low-friction coatings |
US11772846B2 (en) | 2015-10-30 | 2023-10-03 | Corning Incorporated | Glass articles with mixed polymer and metal oxide coatings |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8241995B2 (en) | 2006-09-18 | 2012-08-14 | International Business Machines Corporation | Bonding of substrates including metal-dielectric patterns with metal raised above dielectric |
US8298914B2 (en) | 2008-08-19 | 2012-10-30 | International Business Machines Corporation | 3D integrated circuit device fabrication using interface wafer as permanent carrier |
US8129256B2 (en) * | 2008-08-19 | 2012-03-06 | International Business Machines Corporation | 3D integrated circuit device fabrication with precisely controllable substrate removal |
US8399336B2 (en) | 2008-08-19 | 2013-03-19 | International Business Machines Corporation | Method for fabricating a 3D integrated circuit device having lower-cost active circuitry layers stacked before higher-cost active circuitry layer |
JP5591859B2 (en) * | 2012-03-23 | 2014-09-17 | 株式会社東芝 | Substrate separation method and separation apparatus |
DE112012006750A5 (en) * | 2012-07-30 | 2015-08-20 | Erich Thallner | Substrate composite, method and apparatus for bonding substrates |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6355501B1 (en) * | 2000-09-21 | 2002-03-12 | International Business Machines Corporation | Three-dimensional chip stacking assembly |
US20020195673A1 (en) * | 2001-06-08 | 2002-12-26 | Chou Tsung-Kuan A. | Low-temperature patterned wafer bonding with photosensitive benzocyclobutene (BCB) and 3D MEMS (microelectromechanical systems) structure fabrication |
US6821826B1 (en) * | 2003-09-30 | 2004-11-23 | International Business Machines Corporation | Three dimensional CMOS integrated circuits having device layers built on different crystal oriented wafers |
US7157787B2 (en) * | 2002-02-20 | 2007-01-02 | Intel Corporation | Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices |
US7354798B2 (en) * | 2002-12-20 | 2008-04-08 | International Business Machines Corporation | Three-dimensional device fabrication method |
-
2008
- 2008-02-06 US US12/026,843 patent/US7566632B1/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6355501B1 (en) * | 2000-09-21 | 2002-03-12 | International Business Machines Corporation | Three-dimensional chip stacking assembly |
US20020195673A1 (en) * | 2001-06-08 | 2002-12-26 | Chou Tsung-Kuan A. | Low-temperature patterned wafer bonding with photosensitive benzocyclobutene (BCB) and 3D MEMS (microelectromechanical systems) structure fabrication |
US7157787B2 (en) * | 2002-02-20 | 2007-01-02 | Intel Corporation | Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices |
US7354798B2 (en) * | 2002-12-20 | 2008-04-08 | International Business Machines Corporation | Three-dimensional device fabrication method |
US6821826B1 (en) * | 2003-09-30 | 2004-11-23 | International Business Machines Corporation | Three dimensional CMOS integrated circuits having device layers built on different crystal oriented wafers |
Cited By (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9305769B2 (en) | 2009-06-30 | 2016-04-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thin wafer handling method |
US8871609B2 (en) * | 2009-06-30 | 2014-10-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thin wafer handling structure and method |
US20100330788A1 (en) * | 2009-06-30 | 2010-12-30 | Taiwan Semiconductor Manufacturing Company, Ltd. | Thin wafer handling structure and method |
US9775775B2 (en) | 2012-02-28 | 2017-10-03 | Corning Incorporated | Glass articles with low-friction coatings |
US11737951B2 (en) | 2012-02-28 | 2023-08-29 | Corning Incorporated | Glass articles with low-friction coatings |
US11786441B2 (en) | 2012-02-28 | 2023-10-17 | Corning Incorporated | Glass articles with low-friction coatings |
US10737973B2 (en) | 2012-02-28 | 2020-08-11 | Corning Incorporated | Pharmaceutical glass coating for achieving particle reduction |
US9668936B2 (en) | 2012-02-28 | 2017-06-06 | Corning Incorporated | Glass articles with low-friction coatings |
US9744099B2 (en) | 2012-02-28 | 2017-08-29 | Corning Incorporated | Glass articles with low-friction coatings |
US9763852B2 (en) | 2012-02-28 | 2017-09-19 | Corning Incorporated | Glass articles with low-friction coatings |
US11007117B2 (en) | 2012-02-28 | 2021-05-18 | Corning Incorporated | Glass articles with low-friction coatings |
US9918898B2 (en) | 2012-02-28 | 2018-03-20 | Corning Incorporated | Glass articles with low-friction coatings |
US11872189B2 (en) | 2012-02-28 | 2024-01-16 | Corning Incorporated | Glass articles with low-friction coatings |
US10034816B2 (en) | 2012-02-28 | 2018-07-31 | Corning Incorporated | Glass articles with low-friction coatings |
US11939259B2 (en) | 2012-02-28 | 2024-03-26 | Corning Incorporated | Pharmaceutical glass coating for achieving particle reduction |
US11497681B2 (en) | 2012-02-28 | 2022-11-15 | Corning Incorporated | Glass articles with low-friction coatings |
US11020317B2 (en) | 2012-02-28 | 2021-06-01 | Corning Incorporated | Glass articles with low-friction coatings |
US11071689B2 (en) | 2012-02-28 | 2021-07-27 | Corning Incorporated | Glass articles with low-friction coatings |
US10273048B2 (en) | 2012-06-07 | 2019-04-30 | Corning Incorporated | Delamination resistant glass containers with heat-tolerant coatings |
US10273049B2 (en) | 2012-06-28 | 2019-04-30 | Corning Incorporated | Delamination resistant glass containers with heat-tolerant coatings |
US11608290B2 (en) | 2012-06-28 | 2023-03-21 | Corning Incorporated | Delamination resistant glass containers with heat-tolerant coatings |
US9428302B2 (en) | 2012-06-28 | 2016-08-30 | Corning Incorporated | Delamination resistant glass containers with heat-tolerant coatings |
US10787292B2 (en) | 2012-06-28 | 2020-09-29 | Corning Incorporated | Delamination resistant glass containers with heat-tolerant coatings |
US10507164B2 (en) | 2012-11-30 | 2019-12-17 | Corning Incorporated | Glass containers with improved strength and improved damage tolerance |
US9346707B2 (en) | 2012-11-30 | 2016-05-24 | Corning Incorporated | Methods for forming delamination resistant glass containers |
US11951072B2 (en) | 2012-11-30 | 2024-04-09 | Corning Incorporated | Glass containers with improved strength and improved damage tolerance |
US10786431B2 (en) | 2012-11-30 | 2020-09-29 | Corning Incorporated | Glass containers with delamination resistance and improved damage tolerance |
US10307333B2 (en) | 2012-11-30 | 2019-06-04 | Corning Incorporated | Glass containers with delamination resistance and improved damage tolerance |
US10307334B2 (en) | 2012-11-30 | 2019-06-04 | Corning Incorporated | Glass containers with delamination resistance and improved damage tolerance |
US9034442B2 (en) | 2012-11-30 | 2015-05-19 | Corning Incorporated | Strengthened borosilicate glass containers with improved damage tolerance |
US9272946B2 (en) | 2012-11-30 | 2016-03-01 | Corning Incorporated | Glass containers with delamination resistance and improved strength |
US10117806B2 (en) | 2012-11-30 | 2018-11-06 | Corning Incorporated | Strengthened glass containers resistant to delamination and damage |
US10813835B2 (en) | 2012-11-30 | 2020-10-27 | Corning Incorporated | Glass containers with improved strength and improved damage tolerance |
US10023495B2 (en) | 2012-11-30 | 2018-07-17 | Corning Incorporated | Glass containers with improved strength and improved damage tolerance |
US11807570B2 (en) | 2014-09-05 | 2023-11-07 | Corning Incorporated | Glass articles and methods for improving the reliability of glass articles |
US10899659B2 (en) | 2014-09-05 | 2021-01-26 | Corning Incorporated | Glass articles and methods for improving the reliability of glass articles |
US10065884B2 (en) | 2014-11-26 | 2018-09-04 | Corning Incorporated | Methods for producing strengthened and durable glass containers |
US11208348B2 (en) | 2015-09-30 | 2021-12-28 | Corning Incorporated | Halogenated polyimide siloxane chemical compositions and glass articles with halogenated polyimide siloxane low-friction coatings |
US11772846B2 (en) | 2015-10-30 | 2023-10-03 | Corning Incorporated | Glass articles with mixed polymer and metal oxide coatings |
US11315900B2 (en) * | 2018-09-21 | 2022-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bonded semiconductor devices and methods of forming the same |
Also Published As
Publication number | Publication date |
---|---|
US7566632B1 (en) | 2009-07-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7566632B1 (en) | Lock and key structure for three-dimensional chip connection and process thereof | |
US10840204B2 (en) | Semiconductor device for bonding conductive layers exposed from surfaces of respective interconnection layers | |
US10090351B2 (en) | Semiconductor device having gaps within the conductive parts | |
KR101257274B1 (en) | Room temperature metal direct bonding | |
TW202021092A (en) | Post cmp processing for hybrid bonding | |
US8183127B2 (en) | Method for bonding wafers to produce stacked integrated circuits | |
TWI416692B (en) | Semiconductor device and method for forming the same | |
CN112585740A (en) | TSV as a pad | |
TW202333313A (en) | Direct bonding on package substrates | |
KR101311332B1 (en) | Temporary semiconductor structure bonding methods and related bonded semiconductor structures | |
JP5095394B2 (en) | Wafer moving method | |
JP2007520054A (en) | Single mask via method and apparatus | |
JPH08213548A (en) | Manufacture of three-dimensional integrated circuit | |
TWI464810B (en) | Methods of forming bonded semiconductor structures, and semiconductor structures formed by such methods | |
CN106952837B (en) | Method for obtaining thickness of insulating layer and wafer-level bonding packaging method | |
WO2010102943A1 (en) | A method of fabricating a multilayer structure with circuit layer transfer | |
EP3671812B1 (en) | A method for bonding and interconnecting semiconductor chips | |
CN116072547A (en) | Semiconductor structure, forming method thereof and wafer bonding method | |
CN112397394B (en) | Semiconductor structure and manufacturing method thereof | |
US7579258B2 (en) | Semiconductor interconnect having adjacent reservoir for bonding and method for formation | |
JP2002110897A (en) | Semiconductor device and its manufacturing method | |
TWI686916B (en) | Semiconductor device and its manufacturing method | |
JPH02229454A (en) | Semiconductor device | |
WO2024062926A1 (en) | Method for bonding substrates, and bonded substrate | |
CN117059565A (en) | Packaging method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ROTHWELL, MARY B.;SHAHIDI, GHAVAM G.;YU, ROY R.;REEL/FRAME:020476/0867;SIGNING DATES FROM 20071227 TO 20080103 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
REMI | Maintenance fee reminder mailed | ||
FPAY | Fee payment |
Year of fee payment: 4 |
|
SULP | Surcharge for late payment | ||
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. 2 LLC, NEW YORK Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:036550/0001 Effective date: 20150629 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GLOBALFOUNDRIES U.S. 2 LLC;GLOBALFOUNDRIES U.S. INC.;REEL/FRAME:036779/0001 Effective date: 20150910 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: WILMINGTON TRUST, NATIONAL ASSOCIATION, DELAWARE Free format text: SECURITY AGREEMENT;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:049490/0001 Effective date: 20181127 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GLOBALFOUNDRIES INC.;REEL/FRAME:054633/0001 Effective date: 20201022 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES INC., CAYMAN ISLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:054636/0001 Effective date: 20201117 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |
|
AS | Assignment |
Owner name: GLOBALFOUNDRIES U.S. INC., NEW YORK Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WILMINGTON TRUST, NATIONAL ASSOCIATION;REEL/FRAME:056987/0001 Effective date: 20201117 |