US20100136745A1 - Pop package and method of fabricating the same - Google Patents

Pop package and method of fabricating the same Download PDF

Info

Publication number
US20100136745A1
US20100136745A1 US12/698,352 US69835210A US2010136745A1 US 20100136745 A1 US20100136745 A1 US 20100136745A1 US 69835210 A US69835210 A US 69835210A US 2010136745 A1 US2010136745 A1 US 2010136745A1
Authority
US
United States
Prior art keywords
external contact
contact electrodes
substrate
semiconductor package
lead lines
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US12/698,352
Inventor
Sung-Wook Hwang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US12/698,352 priority Critical patent/US20100136745A1/en
Publication of US20100136745A1 publication Critical patent/US20100136745A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06568—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/10—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers
    • H01L2225/1005—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/1011—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement
    • H01L2225/1017—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support
    • H01L2225/1023—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices having separate containers the devices being of a type provided for in group H01L27/00 the containers being in a stacked arrangement the lowermost container comprising a device support the support being an insulating substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H01L2924/1533—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate
    • H01L2924/15331—Connection portion the connection portion being formed on the die mounting surface of the substrate the connection portion being formed both on the die mounting surface of the substrate and outside the die mounting surface of the substrate being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H01L2924/3511—Warping
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10507—Involving several components
    • H05K2201/10515—Stacked components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10689—Leaded Integrated Circuit [IC] package, e.g. dual-in-line [DIL]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10704—Pin grid array [PGA]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10734—Ball grid array [BGA]; Bump grid array
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10742—Details of leads
    • H05K2201/10886—Other details
    • H05K2201/10946—Leads attached onto leadless component after manufacturing the component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3421—Leaded components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3447—Lead-in-hole components
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Definitions

  • the present invention relates to a package-on-package (POP) package and a fabricating method thereof, and more particularly, to a POP package which is prevented from being short-circuited even when an underlying semiconductor package is thick and which can sufficiently withstand deformation caused by post-fabrication warpage, and a fabricating method thereof.
  • POP package-on-package
  • POP package-on-package
  • a conventional POP package will be described with reference to FIG. 15 .
  • a first semiconductor package 10 includes a first substrate 11 with a semiconductor chip (not shown) mounted thereon, a mold 14 for holding the semiconductor chip, and external contact electrodes 12 and solder balls 13 for connection to an external board.
  • a second semiconductor package 20 includes a second substrate 21 and a semiconductor chip (not shown) mounted thereon, a mold 24 for holding the semiconductor chip, and external contact electrodes 22 and solder balls 23 for connection to the underlying first semiconductor package 10 .
  • the second semiconductor package 20 is stacked on the first semiconductor package 10 and connected thereto through the solder balls 23 .
  • the mold 14 is thick and thus the solder balls connecting the first semiconductor package 10 to the second semiconductor package 20 should be large.
  • packages get smaller, making it difficult to secure a sufficient interval between the solder balls.
  • the solder balls become larger to accommodate the height of the mold in the lower package, it is difficult to achieve sufficient spacing between the solder balls to prevent shorts between them.
  • solder balls are short-circuited, as shown in FIG. 16B . That is, the solder balls are desired to be evenly arranged as shown in FIG. 16A , but instead, they are lumped and short-circuited as shown in FIG. 16B .
  • a fabricated POP package may be bent due to, for example, hardening or heating as time lapses and, in this case, a difference in warpage between the stacked semiconductor packages may cause disconnection between the packages, as shown in FIGS. 17A and 17B .
  • the present invention provides a package-on-package (POP) package which is prevented from being short-circuited between connection terminals even when an underlying semiconductor package is thick and which can sufficiently withstand deformation caused by post-fabrication warpage.
  • POP package-on-package
  • the present invention also provides a method of fabricating a POP package which is prevented from being short-circuited between connection terminals even when an underlying semiconductor package is thick and which can sufficiently withstand deformation caused by post-fabrication warpage.
  • a package-on-package (POP) package including a first semiconductor package including a first substrate having external contact electrodes and a first semiconductor chip mounted on the first substrate; a second semiconductor package including a second substrate having external contact electrodes and a second semiconductor chip mounted on the second substrate, the second semiconductor package being located on the first semiconductor package; and lead lines for electrically connecting the external contact electrodes of the first substrate to the external contact electrodes of the second substrate.
  • POP package-on-package
  • FIG. 1 illustrates a package-on-package (POP) package according to an embodiment of the present invention
  • FIGS. 2A and 2B illustrate an end of a lead line of a POP package according to an embodiment of the present invention
  • FIG. 3A illustrates a POP package according to another embodiment of the present invention
  • FIG. 3B illustrates a bent portion of the lead line of FIG. 3A ;
  • FIGS. 4A and 4B illustrate a connection between an external contact electrode of the first substrate and a lead line according to yet another embodiment of the present invention
  • FIG. 5 illustrates a POP package of the present invention mounted on an external board
  • FIGS. 6A and 6B illustrate ends of lead lines when a POP package is mounted on an external board
  • FIGS. 7A and 7B illustrate a lower surface of the second substrate and lead lines connected thereto according to some embodiments of the present invention, respectively;
  • FIG. 8 illustrates a POP package according to some embodiments of the present invention
  • FIG. 9 is an exploded perspective view illustrating a process in which a first semiconductor package and a second semiconductor package are connected through lead lines according to an embodiment of the present invention.
  • FIGS. 10A through 10E sequentially illustrate a method for forming lead lines in a second semiconductor package according to an embodiment of the present invention
  • FIG. 11 illustrates a lead frame for forming lead lines in a second semiconductor package according to an embodiment of the present invention
  • FIGS. 12 and 13 illustrate a process of forming lead lines in external contact electrodes of the second semiconductor package using the lead frame of FIG. 11 ;
  • FIG. 14 illustrates a lead frame for forming lead lines in a second semiconductor package according to another embodiment of the present invention.
  • FIG. 15 illustrates a conventional POP package
  • FIGS. 16A and 16B are enlarged photographs illustrating the layout of normal solder balls and the layout of short-circuited solder balls, respectively.
  • FIGS. 17A and 17B illustrate a conventional POP package short-circuited due to warpage.
  • FIG. 1 illustrates a package-on-package (POP) package according to an embodiment of the present invention.
  • POP package-on-package
  • a POP package includes a first semiconductor package 100 including a first substrate 110 having external contact electrodes 120 , and a first semiconductor chip 140 mounted on the first substrate 110 .
  • the first semiconductor chip 140 may be electrically connected with the first substrate 110 by wire bonding and held by a mold 130 .
  • the POP package of the present invention further includes a second semiconductor package 200 including a second substrate 210 having external contact electrodes 220 and a second semiconductor chip 240 mounted on the second substrate 210 .
  • the second semiconductor chip 240 may be electrically connected with the second substrate 210 by wire bonding and held by a mold 230 .
  • the external contact electrodes 220 may be slightly protruded from a lower surface 210 a of the second substrate 210 .
  • the first semiconductor package 100 and the second semiconductor package 200 may be fabricated by a typical semiconductor-package fabricating method. That is, the packages may be fabricated by bonding a semiconductor chip on a substrate, forming wire-bonding for the semiconductor chip, and molding the semiconductor chip using encapsulating resin.
  • the present invention is not limited thereto.
  • the second semiconductor package 200 is located on the first semiconductor package 100 , and the external contact electrodes 120 of the first substrate 110 are connected with the external contact electrodes 220 of the second substrate 210 through lead lines 300 .
  • the lead line 300 may be a bar having a polygonal cross-section such as a rectangular cross-section (as indicated by 300 a ) or a pin having a circular cross-section (as indicated by 300 b ).
  • the lead line 300 has a length that may be properly selected depending on the height of the first semiconductor package, but the lead line 300 is not limited thereto.
  • the first semiconductor package 100 may be electrically connected with an underlying main board (not shown) via the external contact electrodes 120 of the first substrate 110 .
  • the external contact electrodes 120 and the main board may be connected to each other using, for example, solder balls but the present invention is not limited thereto.
  • the lead line 300 may have a form as shown in FIG. 3A .
  • the lead line 310 may be connected such that a portion of the lead line 310 is substantially parallel with the lower surface 210 a of the second substrate 210 in a position where the lead line 300 is connected with the external contact electrodes 220 of the second substrate 210 . This is caused by a feature of the fabricating method that will be described below.
  • the lead line 310 may extend outside the second substrate 210 and then be bent toward the first semiconductor package 100 .
  • a bending angle ⁇ may be about 90° or an obtuse angle. However, since too great of an angle ⁇ requires an overly wide space for a connection between the first semiconductor package and the second semiconductor package, the bending angle ⁇ may be about 90° to about 120°.
  • each external contact electrode 120 of the first substrate 110 may be in a form of a hole 120 b passing through the first substrate 110 , as shown in FIG. 4A . That is, the hole 120 b passing through the first substrate 110 may be first formed and then an external contact electrode 120 a may be formed to coat an inner surface of the hole 120 b . The external contact electrodes 120 a coating the inner surface of the hole 120 b may partially extend along the upper and lower surfaces of the first substrate 110 . The external contact electrode 120 may be connected with an end of a circuit (not shown) formed on the first substrate 110 .
  • FIG. 4B illustrates a connection of the lead line 300 with the external contact electrode 120 of the first substrate 110 . Referring to FIG. 4B , the lead line 300 is inserted into the external contact electrode 120 and electrically connected thereto through, for example, a solder 122 .
  • the lead line 300 may sufficiently extend through the external contact electrode 120 of the first substrate 110 so as to be electrically connected with an external board, such as a main board.
  • FIG. 5 illustrates the lead lines 300 that pass through the external contact electrodes 120 of the first substrate 110 and are directly connected to contact electrodes 410 of the external board 400 .
  • the contact electrodes 410 may be connected to an end of a circuit (not shown) formed on the external board 400 .
  • the external contact electrodes 120 ′ of the first substrate 110 may be connected with the contact electrodes 410 of the external board 400 through, for example, solder balls 124 .
  • the lead lines 300 may be connected with the contact electrodes 410 of the external board 400 in a standing form as shown in FIG. 5 or in a gull-wing or J form as shown in FIGS. 6A and 6B .
  • the external contact electrodes 220 of the second substrate 210 are formed in two lines along an outer perimeter of the lower surface 210 a of the second substrate 210 , in which the outer external contact electrodes and the inner external contact electrodes may be formed in a zigzag pattern.
  • FIG. 7A illustrates the lower surface of the second substrate 210 .
  • the external contact electrodes 220 are formed as the outer external contact electrodes 220 b and the inner external contact electrodes 220 a in two lines along the outer perimeter 211 of the second substrate 210 on the lower surface 210 a thereof.
  • the outer external contact electrodes 220 b and the inner external contact electrodes 220 a are formed in a zigzag pattern. This zigzag pattern allows lead lines connected to the inner external contact electrodes 220 a to be easily connected with the first semiconductor package 100 without being brought into contact with lead lines connected to the outer external contact electrodes 220 b , as shown in FIG. 7B .
  • the external contact electrodes 220 of the second substrate 210 are formed in two lines 220 a and 220 b along the outer perimeter on the lower surface 210 a of the second substrate 210 , the lead lines 300 connected with the outer external contact electrodes 220 b in parallel with the lower surface 210 a of the second substrate 210 extend outside of the second substrate 210 , are bent toward the first semiconductor package 100 , and are connected to the external contact electrodes 120 of the first substrate 110 , and the lead lines 300 connected with the inner external contact electrodes 220 a in parallel with the lower surface 210 a of the second substrate 210 are bent toward the first semiconductor package and then connected to the external contact electrodes 120 of the first substrate 110 .
  • the lead lines 300 are first connected to the external contact electrodes 220 in parallel with the lower surface 210 a of the second substrate and then the lead lines 300 are bent so as to form an angle with the lower surface 210 a.
  • FIG. 8 is a side view schematically illustrating the above embodiment.
  • the external contact electrodes 220 are formed in two lines 220 a and 220 b on the lower surface 210 a of the second semiconductor package 200 .
  • the external contact electrodes 220 a and 220 b in the two lines are similar with those shown in FIG. 7A except that the inner external contact electrodes 220 a and the outer external contact electrodes 220 b do not have to be located in a zigzag pattern.
  • the first lead lines 300 a correspondingly connected with the inner external contact electrodes 220 a and the second lead lines 300 b correspondingly connected with the outer external contact electrodes 220 b extend in parallel with the lower surface 210 a of the second substrate 210 . Then, the first lead lines 300 a and the second lead lines 300 b are bent toward the first semiconductor package 100 and connected with the external contact electrodes 120 of the first substrate 110 .
  • All or at least some of the lead lines 300 a and 300 b may pass through the first substrate 110 , extend to an external board on which the POP package including the first semiconductor package 100 and the second semiconductor package 200 is mounted, and can be connected with contact electrodes on the external board.
  • At least one of the first semiconductor package and the second semiconductor package mounted in the POP package may be a multi-chip package (MCP).
  • MCP multi-chip package
  • the first semiconductor package 100 and the second semiconductor package 200 are prepared.
  • the first semiconductor package 100 includes the first substrate 110 and the first semiconductor chip 140 mounted on the first substrate 110 .
  • the first substrate 110 may include the external contact electrodes 120 .
  • the first semiconductor chip 140 may be mounted on the first substrate 110 through, for example, wire-bonding, but the present invention is not limited thereto.
  • the second semiconductor package 200 may be prepared using the same method as the first semiconductor package 100 .
  • the first semiconductor package 100 and the second semiconductor package 200 may be formed as shown in FIGS. 1 , 3 A, 5 and/or 8 .
  • the external contact electrodes 220 of the second substrate 210 are aligned and electrically connected with the corresponding lead lines 300 , the second semiconductor package 200 is placed on the first semiconductor package 100 , and the lead lines are electrically connected with the external contact electrodes 120 of the first substrate 110 , such that the external contact electrodes 120 of the first substrate 110 and the external contact electrodes 220 of the second substrate 210 are electrically connected to each other.
  • FIGS. 10A and 10B a lead frame 500 having lead lines 510 formed thereon to correspond to the external contact electrodes of the second semiconductor package 200 is prepared and located under the second semiconductor package 200 .
  • FIG. 10C illustrates a cross-section of FIG. 10B .
  • the external contact electrodes 220 of the second substrate 210 are bonded to an end of the lead lines 510 .
  • a conductive resin, a conductive tape or a solder may be used but the present invention is not limited thereto.
  • a point corresponding to location A of FIG. 10C is then cut out to separate the second semiconductor package 200 having the lead lines 300 bonded thereto from the lead frame 500 ( FIG. 10D ). As shown in FIG. 10E , the lead lines 300 are then bent so that they can be connected with the underlying first semiconductor package 100 .
  • lead lines may be formed in several semiconductor packages at one time by coupling several lead frames as shown in FIG. 10A repeatedly and horizontally and mounting the semiconductor packages on each lead frame substantially simultaneously.
  • the step of preparing the second semiconductor package may include forming external contact electrodes of the second substrate in two lines along the outer perimeter of the second substrate on the lower surface thereof.
  • the external contact electrodes formed in two lines along the outer perimeter of the second substrate on the lower surface thereof are shown FIG. 7A , but they do not have to be necessarily formed in a zigzag pattern.
  • the outer external contact electrodes are defined as first external contact electrodes 220 b and the inner external contact electrodes are defined as second external contact electrodes 220 a.
  • the lead frame 600 includes a lead frame support 650 and a punched portion 640 formed therein, a pad 620 located at a center of the punched portion 640 , a bridge 630 for connecting the pad 620 to the lead frame support 650 and supporting it, first lead lines 610 b formed along an inner perimeter of the punched portion 640 and corresponding to the first external contact electrodes, and second lead lines 610 a formed along an outer perimeter of the pad 620 and corresponding to the second external contact electrodes.
  • the second semiconductor package 200 is placed on the lead frame 600 as indicated by a dotted line in FIG. 11 .
  • the first external contact electrodes of the second semiconductor package are bonded to the first lead lines 610 b , particularly, portion B of FIG. 11
  • the second external contact electrodes are bonded to the second lead lines 610 a , particularly, portion A of FIG. 11 .
  • FIG. 12 is a cross-sectional view taken along line XII-XII of FIG. 11 .
  • the first lead lines 610 b of the lead frame 600 are correspondingly connected to the first external contact electrodes 220 b of the second semiconductor package 200
  • the second lead lines 610 a of the lead frame 600 are correspondingly connected to the second external contact electrodes 220 a.
  • FIG. 13 An end portion of the first lead lines 610 b directed outside the second semiconductor package 200 (“C” of FIG. 12 ) and an end portion of the second lead line 610 a directed inside the second semiconductor package 200 (“D” of FIG. 12 ) are then cut out.
  • a cutting result is shown in FIG. 13 , in which the lead lines 610 a and 610 b are formed on the external contact electrodes 220 a and 220 b , respectively.
  • the lead lines 610 a and 610 b may be then bent toward the first semiconductor package (downward in FIG. 13 ) and connected with the first semiconductor package.
  • the lead lines 610 a and 610 b may be bent using a typical method, but the present invention is not limited thereto.
  • the second semiconductor package 200 may be prepared by forming the external contact electrodes 220 of the second substrate 210 in two lines along the outer perimeter of the second substrate 210 on the lower surface thereof, with the outer external contact electrodes 220 and inner external contact electrodes 220 in the two lines arranged in a zigzag pattern. After the second semiconductor package 200 is prepared as described above, lead lines may be formed using a lead frame 700 as shown in FIG. 14 . Referring to FIG.
  • the lead frame 700 includes a lead frame support 750 and a punched portion 740 formed therein, first lead lines 710 b formed along an inner perimeter of the punched portion 740 of the lead frame 700 and corresponding to the outer external contact electrodes 220 b of the second semiconductor package 200 , and second lead lines 710 a corresponding to the inner external contact electrodes 220 a and having a length greater than that of the first lead lines 710 b .
  • the first lead lines 710 b and the second lead lines 710 a are alternately repeated and formed along the inner perimeter of the punched portion 740 .
  • the second semiconductor package 200 is connected to the lead frame 700 and the lead lines 710 a and 710 b are separated from the lead frame support 750 , such that the lead lines 710 a and 710 b are formed in the second semiconductor package 200 .
  • the lead lines 710 a and 710 b are then bent toward the first semiconductor package 100 so that the second semiconductor package 200 is connected to the first semiconductor package 100 .
  • the first semiconductor package 100 and the second semiconductor package 200 form one POP package, which may be mounted on the external board.
  • the external contact electrodes formed in the first semiconductor package 100 may be connected with the contact electrodes formed on the external board through, for example, solder balls.
  • the first semiconductor package 100 of the POP package may be connected with the external board by the lead lines 300 connecting the second semiconductor package 200 to the first semiconductor package 100 extending to the external board by passing through the first semiconductor package 100 (See FIG. 5 ).
  • the external contact electrodes 120 of the first substrate 110 are in the form of holes passing through the first substrate 110
  • the lead lines 300 pass through the external contact electrodes 120 of the first substrate 110 when the external contact electrodes 120 of the first substrate 110 and the external contact electrodes 220 of the second substrate 210 are electrically connected with each other using the lead lines 300 , such that the POP package is connected with the external board.
  • each lead line passing through the external contact electrode of the first substrate may be in a gull-wing form, a J form, or a standing form. (See FIGS. 5 , 6 A and 6 B).
  • the first semiconductor package 100 may be directly connected with the external board through the solder balls 124 .
  • the POP package is prevented from being short-circuited even when an underlying semiconductor package is thick and can sufficiently withstand deformation caused by post-fabrication warpage.
  • a package-on-package (POP) package including a first semiconductor package including a first substrate having external contact electrodes and a first semiconductor chip mounted on the first substrate; a second semiconductor package including a second substrate having external contact electrodes and a second semiconductor chip mounted on the second substrate, the second semiconductor package being located on the first semiconductor package; and lead lines for electrically connecting the external contact electrodes of the first substrate to the external contact electrodes of the second substrate.
  • POP package-on-package
  • connection between the first semiconductor package and the second semiconductor package through the lead lines eliminates the possibility that contact electrodes are short-circuited even when the first semiconductor package is thick and the semiconductor packages get smaller. Furthermore, since the lead lines are stronger than solder balls in a bonding force and can well withstand the deformation of the semiconductor package, defects caused by the warpage of the semiconductor package can be reduced.
  • the lead lines may be connected to the external contact electrodes of the second substrate in parallel with the lower surface of the second substrate, extend outside the second substrate, be bent toward the first semiconductor package, and then be connected with the external contact electrode of the first substrate.
  • the external contact electrodes of the first substrate may be in the form of holes passing through the first substrate, and the lead lines may pass through the external contact electrodes of the first substrate so that the lead lines can be connected with an external board on which the POP package is mounted.
  • an end of each lead line may be in a gull-wing form, a J form, or a standing form.
  • each lead line may be a bar or a pin.
  • the external contact electrodes of the second substrate may be formed in two lines along an outer perimeter of the second substrate on the lower surface thereof, and outer external contact electrodes and inner external contact electrodes in the two lines may be formed in a zigzag pattern.
  • the external contact electrodes of the second substrate may be formed in two lines along an outer perimeter of the second substrate on the lower surface thereof, the lead lines connected with the outer external contact electrodes in parallel with the lower surface of the second substrate may extend outside the second substrate, are bent toward the first semiconductor package, and be connected with the external contact electrodes of the first substrate, and the lead lines connected with inner external contact electrodes in parallel with the lower surface of the second substrate may be bent toward the first semiconductor package and then connected with the external contact electrodes of the first substrate.
  • the external contact electrodes of the first semiconductor package may include at least one solder ball for connection to a board on which the POP package is mounted.
  • At least one of the first semiconductor package and the second semiconductor package may be a multi-chip package (MCP).
  • MCP multi-chip package
  • a method of fabricating a package-on-package (POP) package including preparing a first semiconductor package including a first substrate having external contact electrodes and a first semiconductor chip mounted on the first substrate; preparing a second semiconductor package including a second substrate having external contact electrodes and a second semiconductor chip mounted on the second substrate; forming lead lines in the second semiconductor package, the lead lines being electrically connected to the external contact electrodes of the second substrate; and placing the second semiconductor package on the first semiconductor package and electrically connecting the external contact electrodes of the first substrate to the external contact electrodes of the second substrate using the lead lines.
  • POP package-on-package
  • the forming of lead lines in the second semiconductor package may include bonding the second semiconductor package to a lead frame, the lead frame including a plurality of lead lines corresponding to the external contact electrodes of the second semiconductor package; separating the lead lines from the lead frame; and bending the lead lines toward the first semiconductor package when the first semiconductor package and the second semiconductor package are stacked to each other.
  • the preparing of a second semiconductor package may include forming the external contact electrodes of the second substrate in two lines along the outer perimeter of the second substrate on the lower surface thereof
  • the lead frame may include a lead frame support and a punched portion formed therein; a pad located at a center of the punched portion; a bridge for connecting the pad to the lead frame support and supporting the pad; first lead lines formed along an inner perimeter of the punched portion and corresponding to the first external contact electrodes; and second lead lines formed along an outer perimeter of the pad and corresponding to the second external contact electrodes.
  • the separating of the lead lines from the lead frame may include cutting an end portion of the first lead line directed outside the second semiconductor package; and cutting an end portion of the second lead line directed inside the second semiconductor package.
  • the preparing of a second semiconductor package may include forming the external contact electrodes of the second substrate in two lines along the outer perimeter of the second substrate on the lower surface thereof, with outer external contact electrodes and inner external contact electrodes in the two lines zigzagged.
  • the lead frame may include a lead frame support and a punched portion formed therein; first lead lines and corresponding to the outer external contact electrodes; and second lead lines corresponding to the inner external contact electrodes and having a length greater than that of the first lead lines, wherein the first lead lines and the second lead lines are alternately repeated and formed along an inner perimeter of the punched portion.
  • the bonding of the second semiconductor package to a lead frame may be performed using a conductive resin, conductive tape, or solder.
  • the external contact electrodes of the first substrate may be in the form of holes passing through the first substrate, and electrically connecting the external contact electrodes of the first substrate to the external contact electrodes of the second substrate using the lead lines may include passing the lead lines through the external contact electrodes of the first substrate and connecting the lead lines to an external board on which the POP package is mounted.
  • the end of each lead line passing through the external contact electrode of the first substrate may be in a gull-wing form, a J form, or a standing form.
  • the method may further include forming solder balls in the external contact electrodes of the first semiconductor package to connect the POP package with an external board.

Abstract

A method of fabricating a package-on-package (POP) package is disclosed. The method includes preparing a first semiconductor package including a first substrate having external contact electrodes and a first semiconductor chip mounted on the first substrate, and preparing a second semiconductor package including a second substrate having external contact electrodes and a second semiconductor chip mounted on the second substrate. The method further includes forming lead lines in the second semiconductor package, the lead lines being electrically connected to the external contact electrodes of the second substrate, and stacking the second semiconductor package on the first semiconductor package and electrically connecting the external contact electrodes of the first substrate to the external contact electrodes of the second substrate using the lead lines.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • This U.S. non-provisional patent application is a divisional application of and claims priority to U.S. patent application Ser. No. 11/851,284 filed Sep. 6, 2007, which claims priority under 35 U.S.C. §119 to Korean Patent Application No. 10-2006-0085881, filed on Sep. 6, 2006, in the Korean Intellectual Property Office, the disclosure of each is incorporated herein in its entirety by reference.
    • BACKGROUND
  • 1. Technical Field
  • The present invention relates to a package-on-package (POP) package and a fabricating method thereof, and more particularly, to a POP package which is prevented from being short-circuited even when an underlying semiconductor package is thick and which can sufficiently withstand deformation caused by post-fabrication warpage, and a fabricating method thereof.
  • 2. Description of the Related Art
  • In recent years, as electronic products have been incorporating greater functionality, a number of devices need to be integrated in one substrate, which makes it difficult to achieve the desired compactness of the products. Accordingly, researchers are currently seeking a technique of integrating a number of devices in a limited space.
  • Mounting several chips in one semiconductor package is well known. Furthermore, a package-on-package (POP) package is well known in which a package is formed on another package.
  • A conventional POP package will be described with reference to FIG. 15. A first semiconductor package 10 includes a first substrate 11 with a semiconductor chip (not shown) mounted thereon, a mold 14 for holding the semiconductor chip, and external contact electrodes 12 and solder balls 13 for connection to an external board.
  • A second semiconductor package 20 includes a second substrate 21 and a semiconductor chip (not shown) mounted thereon, a mold 24 for holding the semiconductor chip, and external contact electrodes 22 and solder balls 23 for connection to the underlying first semiconductor package 10.
  • The second semiconductor package 20 is stacked on the first semiconductor package 10 and connected thereto through the solder balls 23.
  • In the case where the first semiconductor package 10 is a multi-chip package (MCP) in which several semiconductor chips are stacked, in accordance with a recent trend, the mold 14 is thick and thus the solder balls connecting the first semiconductor package 10 to the second semiconductor package 20 should be large. Recently, as electronic products get more compact, packages get smaller, making it difficult to secure a sufficient interval between the solder balls. In other words, as the solder balls become larger to accommodate the height of the mold in the lower package, it is difficult to achieve sufficient spacing between the solder balls to prevent shorts between them.
  • As a result, there is a problem in that the solder balls are short-circuited, as shown in FIG. 16B. That is, the solder balls are desired to be evenly arranged as shown in FIG. 16A, but instead, they are lumped and short-circuited as shown in FIG. 16B.
  • In addition, a connection between stacked packages using solder balls causes the following problems: A fabricated POP package may be bent due to, for example, hardening or heating as time lapses and, in this case, a difference in warpage between the stacked semiconductor packages may cause disconnection between the packages, as shown in FIGS. 17A and 17B.
  • Accordingly, there is a need for a method for connection in a POP package which is capable of preventing short-circuits due to compactness of products and allowing a semiconductor package to sufficiently withstand deformation caused by post-fabrication warpage.
    • SUMMARY
  • The present invention provides a package-on-package (POP) package which is prevented from being short-circuited between connection terminals even when an underlying semiconductor package is thick and which can sufficiently withstand deformation caused by post-fabrication warpage.
  • The present invention also provides a method of fabricating a POP package which is prevented from being short-circuited between connection terminals even when an underlying semiconductor package is thick and which can sufficiently withstand deformation caused by post-fabrication warpage.
  • According to an aspect of the present invention, there is provided a package-on-package (POP) package including a first semiconductor package including a first substrate having external contact electrodes and a first semiconductor chip mounted on the first substrate; a second semiconductor package including a second substrate having external contact electrodes and a second semiconductor chip mounted on the second substrate, the second semiconductor package being located on the first semiconductor package; and lead lines for electrically connecting the external contact electrodes of the first substrate to the external contact electrodes of the second substrate.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the accompanying drawings in which:
  • FIG. 1 illustrates a package-on-package (POP) package according to an embodiment of the present invention;
  • FIGS. 2A and 2B illustrate an end of a lead line of a POP package according to an embodiment of the present invention;
  • FIG. 3A illustrates a POP package according to another embodiment of the present invention;
  • FIG. 3B illustrates a bent portion of the lead line of FIG. 3A;
  • FIGS. 4A and 4B illustrate a connection between an external contact electrode of the first substrate and a lead line according to yet another embodiment of the present invention;
  • FIG. 5 illustrates a POP package of the present invention mounted on an external board;
  • FIGS. 6A and 6B illustrate ends of lead lines when a POP package is mounted on an external board;
  • FIGS. 7A and 7B illustrate a lower surface of the second substrate and lead lines connected thereto according to some embodiments of the present invention, respectively;
  • FIG. 8 illustrates a POP package according to some embodiments of the present invention;
  • FIG. 9 is an exploded perspective view illustrating a process in which a first semiconductor package and a second semiconductor package are connected through lead lines according to an embodiment of the present invention;
  • FIGS. 10A through 10E sequentially illustrate a method for forming lead lines in a second semiconductor package according to an embodiment of the present invention;
  • FIG. 11 illustrates a lead frame for forming lead lines in a second semiconductor package according to an embodiment of the present invention;
  • FIGS. 12 and 13 illustrate a process of forming lead lines in external contact electrodes of the second semiconductor package using the lead frame of FIG. 11;
  • FIG. 14 illustrates a lead frame for forming lead lines in a second semiconductor package according to another embodiment of the present invention;
  • FIG. 15 illustrates a conventional POP package;
  • FIGS. 16A and 16B are enlarged photographs illustrating the layout of normal solder balls and the layout of short-circuited solder balls, respectively; and
  • FIGS. 17A and 17B illustrate a conventional POP package short-circuited due to warpage.
    •  DETAILED DESCRIPTION
  • The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout the specification. Furthermore, various elements and regions in the drawings are drawn in a schematic manner. Accordingly, the present invention is not limited by relative sizes and intervals shown in the accompanying drawings.
  • FIG. 1 illustrates a package-on-package (POP) package according to an embodiment of the present invention.
  • A POP package according to an embodiment of the present invention includes a first semiconductor package 100 including a first substrate 110 having external contact electrodes 120, and a first semiconductor chip 140 mounted on the first substrate 110. The first semiconductor chip 140 may be electrically connected with the first substrate 110 by wire bonding and held by a mold 130.
  • The POP package of the present invention further includes a second semiconductor package 200 including a second substrate 210 having external contact electrodes 220 and a second semiconductor chip 240 mounted on the second substrate 210. The second semiconductor chip 240 may be electrically connected with the second substrate 210 by wire bonding and held by a mold 230. Further, the external contact electrodes 220 may be slightly protruded from a lower surface 210 a of the second substrate 210.
  • The first semiconductor package 100 and the second semiconductor package 200 may be fabricated by a typical semiconductor-package fabricating method. That is, the packages may be fabricated by bonding a semiconductor chip on a substrate, forming wire-bonding for the semiconductor chip, and molding the semiconductor chip using encapsulating resin. However, the present invention is not limited thereto.
  • The second semiconductor package 200 is located on the first semiconductor package 100, and the external contact electrodes 120 of the first substrate 110 are connected with the external contact electrodes 220 of the second substrate 210 through lead lines 300.
  • Referring to FIGS. 2A and 2B, the lead line 300 may be a bar having a polygonal cross-section such as a rectangular cross-section (as indicated by 300 a) or a pin having a circular cross-section (as indicated by 300 b). The lead line 300 has a length that may be properly selected depending on the height of the first semiconductor package, but the lead line 300 is not limited thereto.
  • The first semiconductor package 100 may be electrically connected with an underlying main board (not shown) via the external contact electrodes 120 of the first substrate 110. The external contact electrodes 120 and the main board may be connected to each other using, for example, solder balls but the present invention is not limited thereto.
  • The lead line 300 may have a form as shown in FIG. 3A. Referring to FIG. 3A, the lead line 310 may be connected such that a portion of the lead line 310 is substantially parallel with the lower surface 210 a of the second substrate 210 in a position where the lead line 300 is connected with the external contact electrodes 220 of the second substrate 210. This is caused by a feature of the fabricating method that will be described below. Further, the lead line 310 may extend outside the second substrate 210 and then be bent toward the first semiconductor package 100. Referring to FIG. 3B, a bending angle θ may be about 90° or an obtuse angle. However, since too great of an angle θ requires an overly wide space for a connection between the first semiconductor package and the second semiconductor package, the bending angle θ may be about 90° to about 120°.
  • According to another embodiment of the present invention, each external contact electrode 120 of the first substrate 110 may be in a form of a hole 120 b passing through the first substrate 110, as shown in FIG. 4A. That is, the hole 120 b passing through the first substrate 110 may be first formed and then an external contact electrode 120 a may be formed to coat an inner surface of the hole 120 b. The external contact electrodes 120 a coating the inner surface of the hole 120 b may partially extend along the upper and lower surfaces of the first substrate 110. The external contact electrode 120 may be connected with an end of a circuit (not shown) formed on the first substrate 110. FIG. 4B illustrates a connection of the lead line 300 with the external contact electrode 120 of the first substrate 110. Referring to FIG. 4B, the lead line 300 is inserted into the external contact electrode 120 and electrically connected thereto through, for example, a solder 122.
  • The lead line 300 may sufficiently extend through the external contact electrode 120 of the first substrate 110 so as to be electrically connected with an external board, such as a main board. FIG. 5 illustrates the lead lines 300 that pass through the external contact electrodes 120 of the first substrate 110 and are directly connected to contact electrodes 410 of the external board 400. The contact electrodes 410 may be connected to an end of a circuit (not shown) formed on the external board 400.
  • The external contact electrodes 120′ of the first substrate 110 may be connected with the contact electrodes 410 of the external board 400 through, for example, solder balls 124.
  • The lead lines 300 may be connected with the contact electrodes 410 of the external board 400 in a standing form as shown in FIG. 5 or in a gull-wing or J form as shown in FIGS. 6A and 6B.
  • According to another embodiment of the present invention, the external contact electrodes 220 of the second substrate 210 are formed in two lines along an outer perimeter of the lower surface 210 a of the second substrate 210, in which the outer external contact electrodes and the inner external contact electrodes may be formed in a zigzag pattern. FIG. 7A illustrates the lower surface of the second substrate 210. Referring to FIG. 7A, the external contact electrodes 220 are formed as the outer external contact electrodes 220 b and the inner external contact electrodes 220 a in two lines along the outer perimeter 211 of the second substrate 210 on the lower surface 210 a thereof. Particularly, the outer external contact electrodes 220 b and the inner external contact electrodes 220 a are formed in a zigzag pattern. This zigzag pattern allows lead lines connected to the inner external contact electrodes 220 a to be easily connected with the first semiconductor package 100 without being brought into contact with lead lines connected to the outer external contact electrodes 220 b, as shown in FIG. 7B.
  • According to another embodiment of the present invention, the external contact electrodes 220 of the second substrate 210 are formed in two lines 220 a and 220 b along the outer perimeter on the lower surface 210 a of the second substrate 210, the lead lines 300 connected with the outer external contact electrodes 220 b in parallel with the lower surface 210 a of the second substrate 210 extend outside of the second substrate 210, are bent toward the first semiconductor package 100, and are connected to the external contact electrodes 120 of the first substrate 110, and the lead lines 300 connected with the inner external contact electrodes 220 a in parallel with the lower surface 210 a of the second substrate 210 are bent toward the first semiconductor package and then connected to the external contact electrodes 120 of the first substrate 110. In other words, the lead lines 300 are first connected to the external contact electrodes 220 in parallel with the lower surface 210 a of the second substrate and then the lead lines 300 are bent so as to form an angle with the lower surface 210 a.
  • FIG. 8 is a side view schematically illustrating the above embodiment. Referring to FIG. 8, the external contact electrodes 220 are formed in two lines 220 a and 220 b on the lower surface 210 a of the second semiconductor package 200. The external contact electrodes 220 a and 220 b in the two lines are similar with those shown in FIG. 7A except that the inner external contact electrodes 220 a and the outer external contact electrodes 220 b do not have to be located in a zigzag pattern.
  • The first lead lines 300 a correspondingly connected with the inner external contact electrodes 220 a and the second lead lines 300 b correspondingly connected with the outer external contact electrodes 220 b extend in parallel with the lower surface 210 a of the second substrate 210. Then, the first lead lines 300 a and the second lead lines 300 b are bent toward the first semiconductor package 100 and connected with the external contact electrodes 120 of the first substrate 110.
  • All or at least some of the lead lines 300 a and 300 b may pass through the first substrate 110, extend to an external board on which the POP package including the first semiconductor package 100 and the second semiconductor package 200 is mounted, and can be connected with contact electrodes on the external board.
  • In the above embodiments, at least one of the first semiconductor package and the second semiconductor package mounted in the POP package may be a multi-chip package (MCP).
  • A method of fabricating a POP package according to an embodiment of the present invention will now be described with reference to the accompanying drawings.
  • First, the first semiconductor package 100 and the second semiconductor package 200 are prepared. The first semiconductor package 100 includes the first substrate 110 and the first semiconductor chip 140 mounted on the first substrate 110. The first substrate 110 may include the external contact electrodes 120. The first semiconductor chip 140 may be mounted on the first substrate 110 through, for example, wire-bonding, but the present invention is not limited thereto. The second semiconductor package 200 may be prepared using the same method as the first semiconductor package 100. The first semiconductor package 100 and the second semiconductor package 200 may be formed as shown in FIGS. 1, 3A, 5 and/or 8.
  • Then, as shown in FIG. 9, the external contact electrodes 220 of the second substrate 210 are aligned and electrically connected with the corresponding lead lines 300, the second semiconductor package 200 is placed on the first semiconductor package 100, and the lead lines are electrically connected with the external contact electrodes 120 of the first substrate 110, such that the external contact electrodes 120 of the first substrate 110 and the external contact electrodes 220 of the second substrate 210 are electrically connected to each other.
  • The process of aligning and electrically connecting the external contact electrodes 220 of the second substrate 210 with the lead lines 300 will be described in detail with reference to FIGS. 10A through 10E.
  • Referring to FIGS. 10A and 10B, a lead frame 500 having lead lines 510 formed thereon to correspond to the external contact electrodes of the second semiconductor package 200 is prepared and located under the second semiconductor package 200. FIG. 10C illustrates a cross-section of FIG. 10B. As shown in FIG. 10C, the external contact electrodes 220 of the second substrate 210 are bonded to an end of the lead lines 510. For bonding, as an example, a conductive resin, a conductive tape or a solder may be used but the present invention is not limited thereto.
  • A point corresponding to location A of FIG. 10C is then cut out to separate the second semiconductor package 200 having the lead lines 300 bonded thereto from the lead frame 500 (FIG. 10D). As shown in FIG. 10E, the lead lines 300 are then bent so that they can be connected with the underlying first semiconductor package 100.
  • Although the method for forming the lead lines by mounting one semiconductor package on one lead frame is shown in FIGS. 10A through 10E, lead lines may be formed in several semiconductor packages at one time by coupling several lead frames as shown in FIG. 10A repeatedly and horizontally and mounting the semiconductor packages on each lead frame substantially simultaneously.
  • The step of preparing the second semiconductor package may include forming external contact electrodes of the second substrate in two lines along the outer perimeter of the second substrate on the lower surface thereof. The external contact electrodes formed in two lines along the outer perimeter of the second substrate on the lower surface thereof are shown FIG. 7A, but they do not have to be necessarily formed in a zigzag pattern. Among the external contact electrodes in the two lines, the outer external contact electrodes are defined as first external contact electrodes 220 b and the inner external contact electrodes are defined as second external contact electrodes 220 a.
  • Connecting the lead lines 300 with corresponding ones of the external contact electrodes 220 formed in two lines will be described. First, a lead frame 600 as shown in FIG. 11 is prepared. The lead frame 600 includes a lead frame support 650 and a punched portion 640 formed therein, a pad 620 located at a center of the punched portion 640, a bridge 630 for connecting the pad 620 to the lead frame support 650 and supporting it, first lead lines 610 b formed along an inner perimeter of the punched portion 640 and corresponding to the first external contact electrodes, and second lead lines 610 a formed along an outer perimeter of the pad 620 and corresponding to the second external contact electrodes.
  • The second semiconductor package 200 is placed on the lead frame 600 as indicated by a dotted line in FIG. 11. The first external contact electrodes of the second semiconductor package are bonded to the first lead lines 610 b, particularly, portion B of FIG. 11, and the second external contact electrodes are bonded to the second lead lines 610 a, particularly, portion A of FIG. 11.
  • FIG. 12 is a cross-sectional view taken along line XII-XII of FIG. 11. Referring to FIG. 12, the first lead lines 610 b of the lead frame 600 are correspondingly connected to the first external contact electrodes 220 b of the second semiconductor package 200, and the second lead lines 610 a of the lead frame 600 are correspondingly connected to the second external contact electrodes 220 a.
  • An end portion of the first lead lines 610 b directed outside the second semiconductor package 200 (“C” of FIG. 12) and an end portion of the second lead line 610 a directed inside the second semiconductor package 200 (“D” of FIG. 12) are then cut out. A cutting result is shown in FIG. 13, in which the lead lines 610 a and 610 b are formed on the external contact electrodes 220 a and 220 b, respectively.
  • The lead lines 610 a and 610 b may be then bent toward the first semiconductor package (downward in FIG. 13) and connected with the first semiconductor package. The lead lines 610 a and 610 b may be bent using a typical method, but the present invention is not limited thereto.
  • The second semiconductor package 200 may be prepared by forming the external contact electrodes 220 of the second substrate 210 in two lines along the outer perimeter of the second substrate 210 on the lower surface thereof, with the outer external contact electrodes 220 and inner external contact electrodes 220 in the two lines arranged in a zigzag pattern. After the second semiconductor package 200 is prepared as described above, lead lines may be formed using a lead frame 700 as shown in FIG. 14. Referring to FIG. 14, the lead frame 700 includes a lead frame support 750 and a punched portion 740 formed therein, first lead lines 710 b formed along an inner perimeter of the punched portion 740 of the lead frame 700 and corresponding to the outer external contact electrodes 220 b of the second semiconductor package 200, and second lead lines 710 a corresponding to the inner external contact electrodes 220 a and having a length greater than that of the first lead lines 710 b. Particularly, the first lead lines 710 b and the second lead lines 710 a are alternately repeated and formed along the inner perimeter of the punched portion 740.
  • The second semiconductor package 200 is connected to the lead frame 700 and the lead lines 710 a and 710 b are separated from the lead frame support 750, such that the lead lines 710 a and 710 b are formed in the second semiconductor package 200. The lead lines 710 a and 710 b are then bent toward the first semiconductor package 100 so that the second semiconductor package 200 is connected to the first semiconductor package 100.
  • Once connected as described above, the first semiconductor package 100 and the second semiconductor package 200 form one POP package, which may be mounted on the external board. To mount the POP package on the external board, the external contact electrodes formed in the first semiconductor package 100 may be connected with the contact electrodes formed on the external board through, for example, solder balls. The first semiconductor package 100 of the POP package may be connected with the external board by the lead lines 300 connecting the second semiconductor package 200 to the first semiconductor package 100 extending to the external board by passing through the first semiconductor package 100 (See FIG. 5).
  • In other words, the external contact electrodes 120 of the first substrate 110 are in the form of holes passing through the first substrate 110, and the lead lines 300 pass through the external contact electrodes 120 of the first substrate 110 when the external contact electrodes 120 of the first substrate 110 and the external contact electrodes 220 of the second substrate 210 are electrically connected with each other using the lead lines 300, such that the POP package is connected with the external board.
  • In this case, the end of each lead line passing through the external contact electrode of the first substrate may be in a gull-wing form, a J form, or a standing form. (See FIGS. 5, 6A and 6B).
  • Further, the first semiconductor package 100 may be directly connected with the external board through the solder balls 124.
  • According to the POP package and the fabricating method thereof of the present invention, the POP package is prevented from being short-circuited even when an underlying semiconductor package is thick and can sufficiently withstand deformation caused by post-fabrication warpage.
  • According to an aspect of the present invention, there is provided a package-on-package (POP) package including a first semiconductor package including a first substrate having external contact electrodes and a first semiconductor chip mounted on the first substrate; a second semiconductor package including a second substrate having external contact electrodes and a second semiconductor chip mounted on the second substrate, the second semiconductor package being located on the first semiconductor package; and lead lines for electrically connecting the external contact electrodes of the first substrate to the external contact electrodes of the second substrate.
  • The connection between the first semiconductor package and the second semiconductor package through the lead lines eliminates the possibility that contact electrodes are short-circuited even when the first semiconductor package is thick and the semiconductor packages get smaller. Furthermore, since the lead lines are stronger than solder balls in a bonding force and can well withstand the deformation of the semiconductor package, defects caused by the warpage of the semiconductor package can be reduced.
  • Particularly, the lead lines may be connected to the external contact electrodes of the second substrate in parallel with the lower surface of the second substrate, extend outside the second substrate, be bent toward the first semiconductor package, and then be connected with the external contact electrode of the first substrate.
  • Further, the external contact electrodes of the first substrate may be in the form of holes passing through the first substrate, and the lead lines may pass through the external contact electrodes of the first substrate so that the lead lines can be connected with an external board on which the POP package is mounted. In this case, an end of each lead line may be in a gull-wing form, a J form, or a standing form.
  • Further, each lead line may be a bar or a pin.
  • The external contact electrodes of the second substrate may be formed in two lines along an outer perimeter of the second substrate on the lower surface thereof, and outer external contact electrodes and inner external contact electrodes in the two lines may be formed in a zigzag pattern.
  • The external contact electrodes of the second substrate may be formed in two lines along an outer perimeter of the second substrate on the lower surface thereof, the lead lines connected with the outer external contact electrodes in parallel with the lower surface of the second substrate may extend outside the second substrate, are bent toward the first semiconductor package, and be connected with the external contact electrodes of the first substrate, and the lead lines connected with inner external contact electrodes in parallel with the lower surface of the second substrate may be bent toward the first semiconductor package and then connected with the external contact electrodes of the first substrate.
  • The external contact electrodes of the first semiconductor package may include at least one solder ball for connection to a board on which the POP package is mounted.
  • Further, at least one of the first semiconductor package and the second semiconductor package may be a multi-chip package (MCP).
  • According to another aspect of the present invention, there is provided a method of fabricating a package-on-package (POP) package, the method including preparing a first semiconductor package including a first substrate having external contact electrodes and a first semiconductor chip mounted on the first substrate; preparing a second semiconductor package including a second substrate having external contact electrodes and a second semiconductor chip mounted on the second substrate; forming lead lines in the second semiconductor package, the lead lines being electrically connected to the external contact electrodes of the second substrate; and placing the second semiconductor package on the first semiconductor package and electrically connecting the external contact electrodes of the first substrate to the external contact electrodes of the second substrate using the lead lines.
  • The forming of lead lines in the second semiconductor package may include bonding the second semiconductor package to a lead frame, the lead frame including a plurality of lead lines corresponding to the external contact electrodes of the second semiconductor package; separating the lead lines from the lead frame; and bending the lead lines toward the first semiconductor package when the first semiconductor package and the second semiconductor package are stacked to each other.
  • In this case, the preparing of a second semiconductor package may include forming the external contact electrodes of the second substrate in two lines along the outer perimeter of the second substrate on the lower surface thereof When the outer external contact electrodes are defined as first external contact electrodes and the inner external contact electrode are defined as second external contact electrodes, the lead frame may include a lead frame support and a punched portion formed therein; a pad located at a center of the punched portion; a bridge for connecting the pad to the lead frame support and supporting the pad; first lead lines formed along an inner perimeter of the punched portion and corresponding to the first external contact electrodes; and second lead lines formed along an outer perimeter of the pad and corresponding to the second external contact electrodes. Furthermore, the separating of the lead lines from the lead frame may include cutting an end portion of the first lead line directed outside the second semiconductor package; and cutting an end portion of the second lead line directed inside the second semiconductor package.
  • The preparing of a second semiconductor package may include forming the external contact electrodes of the second substrate in two lines along the outer perimeter of the second substrate on the lower surface thereof, with outer external contact electrodes and inner external contact electrodes in the two lines zigzagged. In this case, the lead frame may include a lead frame support and a punched portion formed therein; first lead lines and corresponding to the outer external contact electrodes; and second lead lines corresponding to the inner external contact electrodes and having a length greater than that of the first lead lines, wherein the first lead lines and the second lead lines are alternately repeated and formed along an inner perimeter of the punched portion.
  • The bonding of the second semiconductor package to a lead frame may be performed using a conductive resin, conductive tape, or solder.
  • The external contact electrodes of the first substrate may be in the form of holes passing through the first substrate, and electrically connecting the external contact electrodes of the first substrate to the external contact electrodes of the second substrate using the lead lines may include passing the lead lines through the external contact electrodes of the first substrate and connecting the lead lines to an external board on which the POP package is mounted. In this case, the end of each lead line passing through the external contact electrode of the first substrate may be in a gull-wing form, a J form, or a standing form.
  • The method may further include forming solder balls in the external contact electrodes of the first semiconductor package to connect the POP package with an external board.
  • While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.

Claims (10)

1. A method of fabricating a package-on-package (POP) package, the method comprising:
preparing a first semiconductor package including a first substrate having external contact electrodes and a first semiconductor chip mounted on the first substrate;
preparing a second semiconductor package including a second substrate having external contact electrodes and a second semiconductor chip mounted on the second substrate;
forming lead lines in the second semiconductor package, the lead lines being electrically connected to the external contact electrodes of the second substrate; and
stacking the second semiconductor package on the first semiconductor package and electrically connecting the external contact electrodes of the first substrate to the external contact electrodes of the second substrate using the lead lines.
2. The method of claim 1, wherein the forming of lead lines in the second semiconductor package comprises:
bonding the second semiconductor package to a lead frame, the lead frame including a plurality of lead lines corresponding to the external contact electrodes of the second semiconductor package;
separating the lead lines from the lead frame; and
bending the lead lines toward the first semiconductor package when the first semiconductor package and the second semiconductor package are stacked.
3. The method of claim 2, wherein bending the lead lines comprises bending the lead lines so as to form an angle of about 90° to about 120°.
4. The method of claim 2, wherein the preparing of a second semiconductor package comprises forming the external contact electrodes of the second substrate in two lines along the outer perimeter of the second substrate on a lower surface thereof,
the external contact electrodes comprise outer external contact electrodes and inner external contact electrodes,
the outer external contact electrodes are defined as first external contact electrodes and the inner external contact electrodes are defined as second external contact electrodes,
the lead frame comprises:
a lead frame support and a punched portion formed therein;
a pad located at a center of the punched portion;
a bridge for connecting the pad to the lead frame support and supporting the pad;
first lead lines formed along an inner perimeter of the punched portion and corresponding to the first external contact electrodes; and
second lead lines formed along an outer perimeter of the pad and corresponding to the second external contact electrodes; and
the separating of the lead lines from the lead frame comprises:
cutting an end portion of the first lead lines directed outside the second semiconductor package; and
cutting an end portion of the second lead lines directed inside the second semiconductor package.
5. The method of claim 2, wherein the preparing of a second semiconductor package comprises forming the external contact electrodes of the second substrate in two lines along the outer perimeter of the second substrate on the lower surface thereof, with outer external contact electrodes and inner external contact electrodes in the two lines arranged in a zigzag pattern.
6. The method of claim 5, wherein the lead frame comprises:
a lead frame support and a punched portion formed therein;
first lead lines corresponding to the outer external contact electrodes; and
second lead lines corresponding to the inner external contact electrodes and having a length greater than that of the first lead lines, wherein the first lead lines and the second lead lines are alternately repeated and formed along an inner perimeter of the punched portion.
7. The method of claim 2, wherein the bonding of the second semiconductor package to a lead frame is performed using a conductive resin, conductive tape, or solder.
8. The method of claim 1, wherein the external contact electrodes of the first substrate are in the form of holes passing through the first substrate, and
electrically connecting the external contact electrodes of the first substrate to the external contact electrodes of the second substrate using the lead lines comprises passing the lead lines through the external contact electrodes of the first substrate and connecting the lead lines to an external board on which the POP package is mounted.
9. The method of claim 8, wherein the end of each lead line passing through the external contact electrode of the first substrate is in a gull-wing form, a J form, or a standing form.
10. The method of claim 1, further comprising forming solder balls on the external contact electrodes of the first semiconductor package to connect the POP package with an external board.
US12/698,352 2006-09-06 2010-02-02 Pop package and method of fabricating the same Abandoned US20100136745A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/698,352 US20100136745A1 (en) 2006-09-06 2010-02-02 Pop package and method of fabricating the same

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR1020060085881A KR20080022452A (en) 2006-09-06 2006-09-06 Pop package and method of producing the same
KR10-2006-0085881 2006-09-06
US11/851,284 US7723834B2 (en) 2006-09-06 2007-09-06 POP package and method of fabricating the same
US12/698,352 US20100136745A1 (en) 2006-09-06 2010-02-02 Pop package and method of fabricating the same

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/851,284 Division US7723834B2 (en) 2006-09-06 2007-09-06 POP package and method of fabricating the same

Publications (1)

Publication Number Publication Date
US20100136745A1 true US20100136745A1 (en) 2010-06-03

Family

ID=39150345

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/851,284 Expired - Fee Related US7723834B2 (en) 2006-09-06 2007-09-06 POP package and method of fabricating the same
US12/698,352 Abandoned US20100136745A1 (en) 2006-09-06 2010-02-02 Pop package and method of fabricating the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/851,284 Expired - Fee Related US7723834B2 (en) 2006-09-06 2007-09-06 POP package and method of fabricating the same

Country Status (2)

Country Link
US (2) US7723834B2 (en)
KR (1) KR20080022452A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120075816A1 (en) * 2010-09-24 2012-03-29 On Semiconductor Trading, Ltd. Circuit device and method of manufacturing the same
US20120091597A1 (en) * 2010-10-14 2012-04-19 Samsung Electronics Co., Ltd. Stacked semiconductor package, semiconductor device including the stacked semiconductor package and method of manufacturing the stacked semiconductor package
US9041180B2 (en) 2013-06-10 2015-05-26 Samsung Electronics Co., Ltd. Semiconductor package and method of manufacturing the semiconductor package

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7888185B2 (en) * 2006-08-17 2011-02-15 Micron Technology, Inc. Semiconductor device assemblies and systems including at least one conductive pathway extending around a side of at least one semiconductor device
US20110014282A1 (en) * 2008-02-28 2011-01-20 De Vasconcelos Teofilo Cardoso Pharmaceutical composition for poorly soluble drugs
US8546189B2 (en) 2008-09-22 2013-10-01 Stats Chippac, Ltd. Semiconductor device and method of forming a wafer level package with top and bottom solder bump interconnection
US7888181B2 (en) * 2008-09-22 2011-02-15 Stats Chippac, Ltd. Method of forming a wafer level package with RDL interconnection over encapsulant between bump and semiconductor die
KR20100104373A (en) * 2009-03-17 2010-09-29 삼성전자주식회사 Stack type semiconductor package apparatus
US8383457B2 (en) 2010-09-03 2013-02-26 Stats Chippac, Ltd. Semiconductor device and method of forming interposer frame over semiconductor die to provide vertical interconnect
USRE48111E1 (en) 2009-08-21 2020-07-21 JCET Semiconductor (Shaoxing) Co. Ltd. Semiconductor device and method of forming interposer frame over semiconductor die to provide vertical interconnect
US8169058B2 (en) * 2009-08-21 2012-05-01 Stats Chippac, Ltd. Semiconductor device and method of stacking die on leadframe electrically connected by conductive pillars
US8404518B2 (en) * 2009-12-13 2013-03-26 Stats Chippac Ltd. Integrated circuit packaging system with package stacking and method of manufacture thereof
KR20110133945A (en) * 2010-06-08 2011-12-14 삼성전자주식회사 Stacked package and method of manufacturing the same
US8531021B2 (en) 2011-01-27 2013-09-10 Unimicron Technology Corporation Package stack device and fabrication method thereof
CN102637678A (en) * 2011-02-15 2012-08-15 欣兴电子股份有限公司 Packaging and stacking device and method for manufacturing same
JP2015146384A (en) 2014-02-03 2015-08-13 イビデン株式会社 Printed wiring board
KR101691099B1 (en) 2015-04-30 2016-12-29 하나 마이크론(주) Fan-out package, Package-On-Package and manufacturing method thereof
KR102218895B1 (en) 2015-06-30 2021-02-23 삼성전기주식회사 Lead frame and stack package module having thereof
US10079222B2 (en) * 2016-11-16 2018-09-18 Powertech Technology Inc. Package-on-package structure and manufacturing method thereof
US10600679B2 (en) * 2016-11-17 2020-03-24 Samsung Electronics Co., Ltd. Fan-out semiconductor package
US10002821B1 (en) * 2017-09-29 2018-06-19 Infineon Technologies Ag Semiconductor chip package comprising semiconductor chip and leadframe disposed between two substrates
WO2019066986A1 (en) * 2017-09-30 2019-04-04 Intel Corporation Tsv-less die stacking using plated pillars/through mold interconnect
KR102404058B1 (en) 2017-12-28 2022-05-31 삼성전자주식회사 Semiconductor package

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5986209A (en) * 1997-07-09 1999-11-16 Micron Technology, Inc. Package stack via bottom leaded plastic (BLP) packaging
US6313998B1 (en) * 1999-04-02 2001-11-06 Legacy Electronics, Inc. Circuit board assembly having a three dimensional array of integrated circuit packages
US6775153B2 (en) * 2000-09-05 2004-08-10 Seiko Epson Corporation Semiconductor device and method of manufacture thereof, circuit board, and electronic instrument
US6900529B2 (en) * 2000-03-13 2005-05-31 Legacy Electronics, Inc. Electronic module having a three dimensional array of carrier-mounted integrated circuit packages
US6919631B1 (en) * 2001-12-07 2005-07-19 Amkor Technology, Inc. Structures for improving heat dissipation in stacked semiconductor packages
US7190062B1 (en) * 2004-06-15 2007-03-13 Amkor Technology, Inc. Embedded leadframe semiconductor package
US7193310B2 (en) * 2001-12-14 2007-03-20 Stuktek Group L.P. Stacking system and method

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04129258A (en) * 1990-09-20 1992-04-30 Nec Yamagata Ltd Surface mounting type semiconductor device
KR100277882B1 (en) 1998-11-07 2001-02-01 김영환 Highly Integrated Circuit Semiconductor Package Stack and Manufacturing Method Thereof
TW459315B (en) 1999-04-06 2001-10-11 Walsin Advanced Electronics Stack-up chip packaging
JP2005072190A (en) 2003-08-22 2005-03-17 Renesas Technology Corp Semiconductor device and method for manufacturing same
KR20060068971A (en) 2004-12-17 2006-06-21 주식회사 하이닉스반도체 Stack package

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5986209A (en) * 1997-07-09 1999-11-16 Micron Technology, Inc. Package stack via bottom leaded plastic (BLP) packaging
US6313998B1 (en) * 1999-04-02 2001-11-06 Legacy Electronics, Inc. Circuit board assembly having a three dimensional array of integrated circuit packages
US6900529B2 (en) * 2000-03-13 2005-05-31 Legacy Electronics, Inc. Electronic module having a three dimensional array of carrier-mounted integrated circuit packages
US6775153B2 (en) * 2000-09-05 2004-08-10 Seiko Epson Corporation Semiconductor device and method of manufacture thereof, circuit board, and electronic instrument
US6919631B1 (en) * 2001-12-07 2005-07-19 Amkor Technology, Inc. Structures for improving heat dissipation in stacked semiconductor packages
US7193310B2 (en) * 2001-12-14 2007-03-20 Stuktek Group L.P. Stacking system and method
US7190062B1 (en) * 2004-06-15 2007-03-13 Amkor Technology, Inc. Embedded leadframe semiconductor package

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120075816A1 (en) * 2010-09-24 2012-03-29 On Semiconductor Trading, Ltd. Circuit device and method of manufacturing the same
US9275930B2 (en) * 2010-09-24 2016-03-01 Semiconductor Components Industries, Llc Circuit device and method of manufacturing the same
US9722509B2 (en) 2010-09-24 2017-08-01 Semiconductor Components Industries, Llc Hybrid circuit device
US9793826B2 (en) 2010-09-24 2017-10-17 Semiconductor Components Industries, Llc Method of manufacturing a circuit device
US9998032B2 (en) 2010-09-24 2018-06-12 Semiconductor Components Industries, Llc Method of manufacturing a circuit device
US20120091597A1 (en) * 2010-10-14 2012-04-19 Samsung Electronics Co., Ltd. Stacked semiconductor package, semiconductor device including the stacked semiconductor package and method of manufacturing the stacked semiconductor package
US8546954B2 (en) * 2010-10-14 2013-10-01 Samsung Electronics Co., Ltd. Stacked semiconductor package having electrical connections or varying heights between substrates, and semiconductor device including the stacked semiconductor package
US8716872B2 (en) 2010-10-14 2014-05-06 Samsung Electronics Co., Ltd. Stacked semiconductor package including connections electrically connecting first and second semiconductor packages
US9601458B2 (en) 2010-10-14 2017-03-21 Samsung Electronics Co., Ltd. Stacked semiconductor package including connections electrically connecting first and second semiconductor packages
US9041180B2 (en) 2013-06-10 2015-05-26 Samsung Electronics Co., Ltd. Semiconductor package and method of manufacturing the semiconductor package

Also Published As

Publication number Publication date
US7723834B2 (en) 2010-05-25
KR20080022452A (en) 2008-03-11
US20080054437A1 (en) 2008-03-06

Similar Documents

Publication Publication Date Title
US7723834B2 (en) POP package and method of fabricating the same
KR100592786B1 (en) Stack package made of area array type packages, and manufacturing method thereof
US8629546B1 (en) Stacked redistribution layer (RDL) die assembly package
US7692931B2 (en) Microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methods
US7163839B2 (en) Multi-chip module and method of manufacture
US7378726B2 (en) Stacked packages with interconnecting pins
KR101075360B1 (en) Integrated circuit package having stacked integrated circuits and method therefor
US7615859B2 (en) Thin semiconductor package having stackable lead frame and method of manufacturing the same
US20090032913A1 (en) Component and assemblies with ends offset downwardly
US7829990B1 (en) Stackable semiconductor package including laminate interposer
US20100181661A1 (en) Semiconductor device
US7642632B2 (en) Pad redistribution chip for compactness, method of manufacturing the same, and stacked package using the same
US11031371B2 (en) Semiconductor package and method of fabricating semiconductor package
JP2004071947A (en) Semiconductor device
US8294251B2 (en) Stacked semiconductor package with localized cavities for wire bonding
US6750545B1 (en) Semiconductor package capable of die stacking
US20120326306A1 (en) Pop package and manufacturing method thereof
US20060278962A1 (en) Microelectronic loop packages
US7585700B2 (en) Ball grid array package stack
US20080308913A1 (en) Stacked semiconductor package and method of manufacturing the same
US20060006508A1 (en) Semiconductor device in which semiconductor chip is mounted on lead frame
KR19980054997A (en) Stacked Semiconductor Packages
US20080029871A1 (en) Interposer and semiconductor package using the same
US20100149770A1 (en) Semiconductor stack package
US20060051912A1 (en) Method and apparatus for a stacked die configuration

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE