US20100317156A1 - Method for manufacturing integrated circuit - Google Patents

Method for manufacturing integrated circuit Download PDF

Info

Publication number
US20100317156A1
US20100317156A1 US12/859,878 US85987810A US2010317156A1 US 20100317156 A1 US20100317156 A1 US 20100317156A1 US 85987810 A US85987810 A US 85987810A US 2010317156 A1 US2010317156 A1 US 2010317156A1
Authority
US
United States
Prior art keywords
thin film
film integrated
integrated circuit
integrated circuits
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US12/859,878
Other versions
US8058152B2 (en
Inventor
Takuya Tsurume
Junya Maruyama
Yoshitaka Dozen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to US12/859,878 priority Critical patent/US8058152B2/en
Publication of US20100317156A1 publication Critical patent/US20100317156A1/en
Application granted granted Critical
Publication of US8058152B2 publication Critical patent/US8058152B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/1262Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
    • H01L27/1266Multistep manufacturing methods with a particular formation, treatment or coating of the substrate the substrate on which the devices are formed not being the final device substrate, e.g. using a temporary substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern

Definitions

  • the present invention relates to a method for separating an integrated circuit or the like formed by a thin film and a method for manufacturing the integrated circuit.
  • a method for separating an integrated circuit using the conventional silicon wafer (hereinafter, IC chip) from a substrate has been proposed (Unexamined Patent Publication No. 2003-209073).
  • the Unexamined Patent Publication No. 2003-209073 disclosed that a protective tape is adhered to a circuit surface of a semiconductor wafer, a dicing tape is adhered to a reverse surface, and the semiconductor wafer is diced with the protective tape to form a chip, then, a release tape is adhered to the diced protective tape, and then, the protective tape is heated to be deformed, lastly, the protective tape that is diced with the release tape is separated from the chip.
  • a method for mounting an optical device chip on an electronic circuit board a method for making a crystal growth of a buffer layer and an active layer over a semiconductor device, forming a plurality of optical devices, forming a separation groove by etching the active layer till the active layer reaches to the buffer layer, removing the semiconductor substrate by covering the surface of the active layer by the protective film, adhering the reverse side of the buffer layer to an extensible film with adhesive capable of being separated, breaking the buffer layer along with the separation groove, providing a space between adjacent devices by extending the extensible film, and fusion bonding and fixating a driver electrode of the optical device to the electronic circuit board by using the extensible film as a support jig (Unexamined Patent
  • the release layer is removed in the state that the thin film integrated circuit is fixated, the thin film integrated circuit is transposed to a supporting substratum having an adhesion surface (first substratum), and the thin film integrated circuit is transposed to another substratum (second substratum) having an adhesion surface with higher strength of adhesion (adhesion strength) than that of the first substratum. That is, the thin film integrated circuit is transposed to another substratum having an adhesion surface with higher adhesion strength than that of the supporting substrate.
  • a chip having the thin film integrated circuit is referred to as an IDF chip.
  • the present invention has a means of making the thin film integrated circuit be fixated (a means for fixating a thin film integrated circuit).
  • a region that is not provided with the release layer is provided as a specific means for fixating a thin film integrated circuit (That is, the release layer is partially provided for fixating a thin film integrated circuit.).
  • the thin film integrated circuit is integrated with the substrate, and so the thin film integrated circuit does not fly when the thin film integrated circuit moves or the pressure in a reaction chamber is controlled. Thereafter, the thin film integrated circuit is transposed to the supporting substratum having an adhesion surface, and the thin film integrated circuit is transposed to another substratum.
  • the adhesion strength of the supporting substratum is lower than that of another substratum.
  • the thin film integrated circuit can be transposed to another substratum at once, and so mass productivity can be improved.
  • the thin film integrated circuit does not fly in all directions since it is fixated.
  • a means for pressing the integrated circuit is used as another means for fixating a thin film integrated circuit.
  • a supporting substratum having an adhesion surface can be used.
  • a substrate having an adhesion force such as silicon rubber can be used.
  • the release layer is removed in the state that the thin film integrated circuit is pressed by the means for pressing.
  • the thin film integrated circuit does not fly when the thin film integrated circuit moves or the pressure in a reaction chamber is controlled since it can remain the state of being integrated with the substrate. Thereafter, the thin film integrated circuit is transposed. In this instance, the adhesion strength of the supporting substratum is lower than that of another substratum.
  • the thin film integrated circuit is transposed to another substratum having higher adhesion strength than that of the supporting substratum.
  • the thin film integrated circuit can be transposed to another substratum at once, and so mass productivity can be improved.
  • the thin film integrated circuit does not fly since it is fixated.
  • Another substratum may be a substrate made from a thin film such as a flexible substrate or a protective film.
  • another substratum may be a substrate provided with an antenna as a communication means or a power supply means.
  • a multiple thin film integrated circuits can be transposed to another substratum at once without flying the thin film integrated circuits when the thin film integrated circuit moves or the pressure in a reaction chamber is controlled. As a result, mass productivity can be improved.
  • the IDF chip according to the present invention is extremely thinner than that of an IC chip formed by a silicon wafer, the IDF chip does not detract from the design of a good when it is mounted to the good.
  • Such the thin and lightweight IDF chip having a high flexible property is hardly broken, which is different from the IC chip formed by a silicon wafer.
  • the IDF chip according to the present invention is formed over an insulating substrate, there is no limitation on a mother substrate shape, which is also different from the IC chip formed by a silicon wafer. Therefore, mass productivity can be improved and the IDF chip can be mass-produced. As a result, the cost of the IDF chip can be expected to be reduced. The unit price of the IDF chip is so low. Accordingly, reducing the unit price of the IDF chip can yield an extremely large profit.
  • FIGS. 1A to 1C are views of illustrating a manufacturing process of a thin film integrated circuit
  • FIGS. 2A to 2C are views of illustrating a manufacturing process of a thin film integrated circuit
  • FIGS. 3A to 3C are views of illustrating a manufacturing process of a thin film integrated circuit
  • FIGS. 4A to 4C are views of illustrating a manufacturing process of a thin film integrated circuit
  • FIG. 5 is a view of illustrating a manufacturing process of a thin film integrated circuit
  • FIG. 6 is a view of illustrating a manufacturing process of a thin film integrated circuit
  • FIGS. 7A to 7C are views of illustrating a manufacturing process of a thin film integrated circuit
  • FIGS. 8A to 8C are views of illustrating a manufacturing process of a thin film integrated circuit
  • FIGS. 9A to 9C are views of illustrating a manufacturing process of a thin film integrated circuit
  • FIG. 10 is a view of illustrating a manufacturing process of a thin film integrated circuit
  • FIGS. 11A and 11B are views of illustrating a manufacturing process of a thin film integrated circuit
  • FIGS. 12A to 12C are views of illustrating a manufacturing process of a thin film integrated circuit
  • FIGS. 13A to 13E are views of illustrating a manufacturing process of a thin film integrated circuit
  • FIGS. 14A and 14B are views of illustrating laser irradiation in a manufacturing process of a thin film integrated circuit
  • FIG. 15 is a view of illustrating a manufacturing process of a thin film integrated circuit
  • FIGS. 16A and 16B are views of illustrating a using form of a thin film integrated circuit
  • FIGS. 17A and 17B are views of illustrating a using form of a thin film integrated circuit
  • FIG. 18 is a view of illustrating a using form of a thin film integrated circuit
  • FIG. 19 is a view of illustrating a using form of a thin film integrated circuit
  • FIGS. 20A and 20B are views of illustrating a using form of a thin film integrated circuit
  • FIG. 21 is a view of illustrating a using form of a thin film integrated circuit
  • FIG. 22 is a view of illustrating a manufacturing process of an antenna.
  • FIG. 23 is a view of illustrating a manufacturing process of an antenna.
  • FIG. 1A a release layer 102 and a layer 103 having a thin film transistor (also referred to as a TFT) that has a semiconductor film as an active region (hereinafter, TFT layer) are sequentially formed over an insulating substrate 100 .
  • a plurality of thin film integrated circuits 101 is formed.
  • FIG. 1B illustrates a cross-sectional view of FIG. 1A taken along line a-b.
  • FIG. 1C illustrates a cross-sectional view of FIG. 1A taken along line c-d.
  • a glass substrate such as barium borosilicate glass or alumino-borosilicate glass, a quartz substrate, or the like can be used.
  • a substrate made from plastic as typified by poly ethylene terephthalate (PET), poly ethylene naphthalate (PEN), poly ether sulfone (PES); a substrate made from synthetic resin such as acrylic having flexibility; or the like can be used.
  • PET poly ethylene terephthalate
  • PEN poly ethylene naphthalate
  • PES poly ether sulfone
  • a substrate made from synthetic resin such as acrylic having flexibility
  • a substrate prepared by forming an insulating film such as silicon oxide or silicon nitride over the surface of metal such as stainless or a semiconductor substrate can be used.
  • Such the insulating substrate has no limitation on a mother substrate shape so that a thin film integrated circuit can be manufactured at low cost, which is different from the case that an IC chip is taken from a circular silicon wafer.
  • the release layer 102 may include silicon and has any one of a structure of an amorphous semiconductor, a semiamorphous semiconductor (also referred to as SAS) that is a mixture of an amorphous state semiconductor and a crystal state semiconductor, and a crystalline semiconductor.
  • the SAS includes a micro crystalline semiconductor in which a crystal grain of 0.5 to 20 nm can be observed in an amorphous semiconductor.
  • the release layer 102 can be formed by sputtering, plasma CVD, or the like. Further, the release layer 102 may be formed to have a thickness of 30 nm to 1 ⁇ m. The release layer 102 can be formed to have a thickness of 30 nm or less, only when which is acceptable for a limitation of fainting a thin film of a film formation device for the release layer 102 .
  • An element such as phosphorous or boron can be doped to the release layer 102 .
  • the element can be activated by application of heat or the like.
  • a reaction rate that is, an etching rate of the release layer 102 can be controlled.
  • SAS sini-amorphous silicon having a thickness of 30 nm to 1 ⁇ m, preferably, 30 to 50 nm is, but not exclusively, used for the release layer 102 .
  • Other materials than the foregoing materials can be used.
  • a film including metal can be formed as the release layer.
  • the metal a single layer or a laminated layer made from an element selected from the group consisting of W, Ti, Ta, Mo, Nd, Ni, Co, Zr, Zn, Ru, Rh, Pd, Os, and Ir; or an alloy material or a compound material containing the foregoing element as its main component can be used.
  • a manufacturing method for the film including metal for example, a sputtering method using a metal target can be used.
  • the film including metal may be formed to have a thickness of 10 to 200 nm, preferably, 50 to 75 nm.
  • a film including nitrides of the foregoing metal for example, tungsten nitride or molybdenum nitride
  • nitrides of the foregoing metal for example, tungsten nitride or molybdenum nitride
  • the release layer 102 is selectively formed, for example, the release layer 102 formed except over the periphery of the insulating substrate.
  • a region 104 that is not provided with the release layer 102 a TFT layer becomes not discrete even after removing the release layer 102 . That is, the TFT layer is integrated with the insulating substrate 100 .
  • a method of forming the release layer 102 by arranging a mask to cover the periphery of the insulating substrate 100 , or a method of etching the periphery of the insulating substrate 100 after forming the release layer 102 over the entire surface of the insulating substrate 100 can be used.
  • the TFT layer 103 includes thin film transistors 128 n , 128 p which have a base insulating film, a semiconductor film 124 patterned into a desired shape, and a conductive film 126 serving as a gate electrode (hereinafter, gate electrode) provided via a gate insulating film (hereafter, gate insulating film) 125 .
  • the semiconductor film 124 is formed to have a thickness of 0.2 ⁇ m or less, typically, 40 to 170 nm, preferably, 50 to 150 nm.
  • the structure of the thin film transistor may be any one of a single drain structure, an LDD (lightly doped drain) structure, and a GOLD (gate-drain overlapped LDD) structure.
  • the semiconductor film includes a channel formation region and an impurity region (having a source region, a drain region, a GOLD region, and an LDD region), and can be divided into an n-channel thin film transistor 128 n or a p-channel thin film transistor 128 p depending on the conductive type of the doped impurity elements.
  • an insulator is formed over the side of the gate electrode to form a so-called side wall structure. Accordingly, a lightly doped impurity region is formed at the lower side of the insulator.
  • the TFT layer 103 includes a wiring 130 connected to each of the impurity regions.
  • a material that can be etched by an etching gas with an efficiently etching ratio between the release layer 102 and the base insulating film are examples of the base insulating film.
  • the base insulating film includes a first insulating film 121 , a second insulating film 122 , and a third insulating film 123 .
  • a silicon oxide film is used as the first insulating film 121 ; a silicon oxynitride film is used as the second insulating film 122 ; and a silicon oxide film is used as the third insulating film 123 .
  • the silicon oxynitride film is preferably used. However, there is fear that the silicon oxynitride film has low adhesiveness with respect to the release layer and the semiconductor film. Consequently, a silicon oxide film having high adhesiveness with respect to the release layer, the semiconductor film, and the silicon oxynitride film is provided.
  • the semiconductor film 124 may have any one of the state selected from the group consisting of an amorphous semiconductor; a SAS in which an amorphous state and a crystalline state are mixed; a microcrystalline semiconductor in which crystalline grain of 0.5 to 20 nm can be observed in an amorphous semiconductor; and a crystalline semiconductor.
  • a crystalline semiconductor film is formed by forming an amorphous semiconductor film and crystallizing by heat treatment.
  • heat treatment heating furnace, laser irradiation, light irradiation emitted from a lamp (hereinafter, lamp annealing) instead of laser light, or combination of the foregoing can be used.
  • a continuous wave laser beam (CW laser beam) or a pulse oscillating laser beam (pulse laser beam) can be used.
  • the laser beam a laser beam oscillated from one kind or a plurality kinds selected from Ar laser, Kr laser, excimer laser, YAG laser, Y 2 O 3 laser, YVO 4 laser, YLF laser, YAIO 3 laser, glass laser, ruby laser, alexandrite laser, Ti: sapphire laser, copper vapor laser, and gold vapor laser can be used.
  • a laser beam of second to fourth harmonics of a fundamental harmonic in addition to a fundamental harmonic of the foregoing laser beams, a crystal having a large grain diameter can be obtained.
  • a second harmonic (532 nm) or a third harmonic (355 nm) of Nd:YVO 4 laser can be used as the laser beam of second to fourth harmonics of a fundamental harmonic.
  • the laser requires energy density of approximately from 0.01 to 100 MW/cm 2 (preferably, approximately from 0.1 to 10 MW/cm 2 ).
  • the laser is emitted at a scanning rate of approximately from 10 to 2000 cm/sec.
  • an optical system as illustrated in FIG. 14A is used to perform crystallization by using a CW laser device.
  • a CW laser beam emitted from a laser oscillator 290 is extended by an optical system 291 to be processed into linear shape.
  • a laser beam is processed into a linear shape when passing through a cylindrical lens or convex lens of the optical system 291 .
  • the laser beam is preferably processed so that the beam spot has a length of a long axis of 200 to 350 ⁇ m.
  • the laser beam processed into a linear shape is entered into the semiconductor film 124 via a galvano mirror 293 and an f ⁇ lens 294 .
  • the linear laser is adjusted to form a laser spot 282 having a predetermined size over the semiconductor film.
  • the f ⁇ lens 294 the laser spot 282 can be formed to have a constant shape on a subject surface independently of the angle of the galvano mirror.
  • the galvano mirror is vibrated by a device 296 for controlling the vibration of the galvano mirror (control device), that is, the angle of the galvano mirror is varied.
  • the laser spot 282 moves in one direction (for example, an X axis direction in the drawing).
  • the galvano mirror is adjusted so that the laser beam moves in the X direction for a certain distance over the semiconductor film when the galvano mirror vibrates half cycle (back motion).
  • the semiconductor film 124 moves in a Y axis direction by an XY stage 295 .
  • the laser spot moves over the semiconductor film in the X axis direction (forth motion).
  • Laser irradiation can be performed by utilizing the back and forth motion of the laser beam by moving the laser spot in a course 283 .
  • laser irradiation is performed so that a moving direction of carriers of a thin film transistor is along with a moving direction (scanning direction) in the X axis direction of the laser beam.
  • a source region, a channel formation region, and a drain region, each of which is provided to the semiconductor film is arranged to be parallel with the moving direction (scanning direction) in the X axis direction of the laser beam.
  • An incident angle ⁇ of the laser beam against the semiconductor film may be set 0° ⁇ 90°. As a result, interference of the laser beam can be prevented.
  • a continuous wave fundamental harmonic laser beam and a continuous wave higher harmonic laser beam may be emitted.
  • a continuous wave fundamental harmonic laser beam and a pulse oscillation higher harmonic laser beam may be emitted. By emitting a plurality of laser beams, energy can be supplied.
  • a laser beam which is a pulse oscillation laser beam, and which can oscillate laser at an oscillation frequency capable of emitting laser light of a next pulse during the period between melting due to laser light and solidifying of the semiconductor film can also be used.
  • oscillating the laser beam at such the frequency crystal grains that are continuously grown in the scanning direction can be obtained.
  • a specific oscillation frequency of the laser beam is 10 MHz or more.
  • a notably higher frequency band is used than a frequency band of several ten to several hundreds Hz that is generally used.
  • the laser beam may be emitted in the presence of an inert gas such as a rare gas or nitrogen. Accordingly, a rough surface of a semiconductor due to the laser beam irradiation, flatness of the semiconductor surface can be improved, and variations of a threshold value due to variations of interface state density can be prevented.
  • an inert gas such as a rare gas or nitrogen.
  • a microcrystalline semiconductor film may be formed by using SiH 4 and F 2 , or SiH 4 and H 2 , and the microcrystalline semiconductor film may be crystallized by laser irradiation as mentioned above.
  • an amorphous semiconductor film is heated at 500 to 550° C. for 2 to 20 hours.
  • the temperature is preferably set at multi-steps in the range of 500 to 550° C. so as to increase gradually.
  • hydrogen or the like in the amorphous semiconductor film is released. Accordingly, so-called hydrogen releasing reaction can be performed, which leads to reduce roughness of a film surface due to crystallization.
  • a metal element that promotes crystallization for example, nickel, is preferably fowled over the amorphous semiconductor film since heating temperature can be reduced. Even in the crystallization using the metal element, the amorphous semiconductor film can be heated at 600 to 950° C.
  • the metal element is harmful for the electric characteristics of a semiconductor element, it is required to perform a gettering process for reducing or removing the metal element. For example, a process for trapping the metal element using the amorphous semiconductor film as a gettering sink is performed.
  • a crystalline semiconductor film may be formed directly over a subject surface.
  • the crystalline semiconductor film can be formed directly over the subject surface by using a fluoride gas such as GeF 4 or F 2 , and a silane gas such as SiH 4 or SiH 6 and by utilizing heat or plasma.
  • a quartz substrate having high heat resistance is preferably used as the insulating substrate 100 .
  • the release layer 102 may be affected by the heating.
  • energy may reach to the release layer 102 .
  • the release layer 102 may be crystallized. By such the crystalline state of the release layer 102 , reaction rate can be controlled.
  • the structure of the base insulating film can be selected so that energy by laser does not reach to the release layer 102 .
  • the semiconductor film formed by any means as noted above has more hydrogen than an IC chip formed by a silicon wafer.
  • the semiconductor film can be formed to have hydrogen of 1 ⁇ 10 19 to 1 ⁇ 10 22 /cm 3 , preferably, 1 ⁇ 10 19 to 5 ⁇ 10 20 /cm 3 .
  • the hydrogen can give so-called terminate effect by which a dangling bond in the semiconductor film can be relieved.
  • the hydrogen can improve bendability of a thin film integrated circuit.
  • the thin film transistor having such the semiconductor film has subthreshold coefficient (S value) is 0.35 V/dec or less, preferably, 0.25 to 0.09 V/dec.
  • S value subthreshold coefficient
  • the mobility of the foregoing thin film transistor is 10 cm 2 /Vs or more.
  • the nineteen stage ring oscillator has a characteristic of an oscillation frequency of 1 MH or more, preferably, 100 MHz or more at an applied power supply voltage of 3 to 5 V.
  • a delay time per a one step inverter is 26 ns, preferably, 0.26 ns or less at an applied power supply voltage of 3 to 5 V.
  • the thin film integrated circuit has an extreme thin semiconductor film as an active region, and so the thin film integrated circuit can be further reduced its thickness compared to an IC chip formed by a silicon wafer.
  • the specific thickness of the thin film integrated circuit is 0.3 to 3 ⁇ m, typically, approximately 2 ⁇ m.
  • a TFT can be given by the foregoing structure; a first interlayer insulating film 127 and a second interlayer insulating film 129 are preferably formed. Hydrogen in the first interlayer insulating film 127 can repair damage of a semiconductor film due to laser, a dangling bond, or the like. That is, a termination effect by hydrogen can be obtained.
  • An organic material or an inorganic material can be used for the second interlayer insulating film 129 .
  • the organic material polyimide, acrylic, polyimide, polyimideamide, resist; or benzocyclobutene, siloxane, polysilazane can be used.
  • the siloxane is composed of a skeleton formed by the bond of silicon (Si) and oxygen (O), in which an organic group containing at least hydrogen (such as an alkyl group or aromatic hydrocarbon) is included as a substituent, alternatively, a fluoro group may be used as the substituent, further alternatively, a fluoro group and an organic group containing at least hydrogen may be used as the substituent.
  • the polysilazane is made from a liquid material including a polymer material having the bond of silicon (Si) and nitrogen (Ni) as a starting material.
  • the second interlayer insulating film 129 may be formed by a layered structure composed of the foregoing insulating films.
  • the second interlayer insulating film 129 is formed by using an organic material
  • the flatness of the second interlayer insulating film 129 is improved; however, the absorption level of the second interlayer insulating film 129 of moisture or oxygen is increased.
  • an insulating film having an inorganic material is preferably formed over the organic material. In the case of using an insulating film including nitrogen, penetration of alkali ions such as Na can be prevented in addition to moisture.
  • SiOx silicon oxide
  • SiNx silicon nitride
  • SiNxNy silicon nitride oxide
  • SiNxOy silicon nitride oxide
  • a groove (also referred to as an opening portion) 105 is formed between thin film integrated circuits 101 .
  • the groove 105 can be formed by dicing, scribing, etching using a mask, or the like to have a circular shape (corresponding to so-called bore), a rectangular shape (corresponding to so-called slit), or the like.
  • a blade dicing method using a dicing device (so-called dicer) is generally used.
  • the blade is a whetstone embedded with diamond abrasive grains with a width of approximately 30 to 50 ⁇ m.
  • the TFT layer 103 is divided by rotating the blade at high speed.
  • the scribing method a diamond scribing method and a laser scribing method can be used.
  • the TFT layer 103 can be divided by forming a mask pattern by exposure and developing process to be etched by dry etching or wet etching.
  • An atmospheric plasma method can be used in performing the dry etching.
  • the groove 105 can be formed between the thin film integrated circuits 101 .
  • the groove 105 is not always formed between each of the thin film integrated circuits, but between regions provided with a plurality of thin film integrated circuits.
  • an opening portion 108 may be formed in the TFT layer 103 .
  • the opening portion is required to be formed in except a region provided with a conductive film serving as a channel formation region.
  • the opening portion may be a circular shape, a rectangular shape, or the like. The shape or the number of the opening portion is not limited to that illustrated in FIG. 5 .
  • connection region 106 may have a function to make the thin film integrated circuits are integrated with each other. Therefore, the connection region 106 may have either of the insulating film or the conductive film, and may be formed to have either of a single layered structure of a layered structure.
  • the thin film integrated circuits 101 are fixated to the insulating substrate 100 at the region 104 that is not provided with the release layer 102 . Accordingly, the thin film integrated circuits 101 are not depart from the insulating substrate 100 .
  • FIG. 2A is a top view.
  • FIG. 2B is a cross-sectional view of FIG. 2A taken along line a-b.
  • FIG. 2C is a cross-sectional view of FIG. 2A taken along line c-d.
  • An etching agent 115 for removing the release layer 102 is introduced.
  • gas or liquid containing halogen fluoride can be used.
  • halogen fluoride for example, CiF 3 (chlorine trifluoride) can be used.
  • the CiF 3 can be prepared by the process of Cl 2 (g)+3F 2 (g) ⁇ 2C1F 3 (g).
  • the CiF 3 may be liquid depending on the temperature of a reaction space (boiling point 11.75° C.). In this instance, wet etching can be adopted by using liquid including the halogen fluoride.
  • gas including another halogen fluoride gas composed of nitrogen mixed with C1F 3 or the like can be used.
  • the etching agent is limited to neither the CiF 3 nor halogen fluoride. Any material that etch the release layer 102 but the base insulating film can be used as the etching agent. For instance, plasma processed gas containing fluorine such as CF 4 , SF 6 , NF 3 , or F 2 can be used. As other etching agents, strongly alkaline solution such as tetra-methyl ammonium hydroxide (TMAH) can be used.
  • TMAH tetra-methyl ammonium hydroxide
  • the combination of the release layer 102 and the base insulating film is not limited to the foregoing materials.
  • the release layer 102 can be removed by using a reduced pressure CVD device that can process at once a plurality of substrates as illustrated in FIG. 15 under the condition, but not exclusively, that is, an etching agent of C1F 3 (chlorine trifluoride) gas, temperature of 350° C., a flow amount of 300 sccm, atmospheric pressure of 6 Torr, and time of 3 hours.
  • a reduced pressure CVD device By the reduced pressure CVD device, mass productivity of the thin film integrated circuits can be improved.
  • a bell jar 89 that can process a plurality of substrates 100 is used.
  • C1F 3 115 is introduced from a gas introduce pipe and excess gas is exhausted from an exhaust pipe 92 .
  • a heating means for example, a heater 91 may be provided to the side of the reduced pressure CVD device.
  • reaction rate of the release layer 102 and the etching agent can be increased at a processing temperature of 100 to 300° C.
  • the etching agent use can be reduced, and the processing time can be reduced.
  • the release layer 102 can be gradually put into reverse to be removed.
  • the TFT layer 103 When introducing the etching agent, gas flow rate, temperature, and the like are set so that the TFT layer 103 is not etched.
  • the C1F 3 used in this embodiment can remove selectively the release layer 102 since it has a characteristic of etching selectively silicon.
  • an insulating film including oxygen or nitrogen is preferably used as the base insulating film. Since the difference in a reaction rate, that is, selective ratio, between the release layer and the base insulating film is large; the release layer 102 can be removed readily while protecting the thin film integrated circuits.
  • the reaction of the TFT layer with the etching agent can be prevented by silicon oxynitride or the like provided above and below the TFT layer 103 , and the exposed side surface of the interlayer insulating film, the gate insulating film, the wiring, and the like.
  • FIGS. 3A to 4C A process after removing the release layer 102 is explained with reference to FIGS. 3A to 4C .
  • the release layer 102 is removed.
  • a means provided with an adhesion surface 140 for fixating the thin film integrated circuits 101 is pasted.
  • silicon rubber, perfluoroelastomer, Fluon Aflas, Teflon rubber, and the like can be used.
  • the perfluoroelastomer and the Fluon Aflas have high heat resistance and high chemical resistance, and so they are preferably used.
  • the insulating substrate 100 is separated (also referred to as divorced).
  • the adhesive strength of the means provided with an adhesion surface 140 is set to be higher than that of the region 104 that is not provided with the release layer.
  • the region 104 that is not provided with the release layer is directly formed over the insulating substrate 100 to have strong adhesive force, and so the region 104 that is not provided with the release layer may be remained over the insulating substrate 100 . That is, the adhesive strength of the region 104 that is not provided with the release layer can be set so as to resist the separation of the insulating substrate 100 .
  • the thin film integrated circuits are connected to each other by the connection region 106 .
  • the separated insulating substrate 100 can be reused. As a result, the cost of the thin film integrated circuits can be reduced.
  • organic resin or inorganic film formed by coating or droplet discharging to be planarized can be used.
  • the droplet discharging is a method of discharging (squirting) droplets (also referred to as dots) of a composition mixed with a material for a conductive film or insulating film. The method is also referred to as an ink jetting method depending on its system.
  • the insulating substrate 100 can be polished to remove the groove 105 and to perform a planarizing process.
  • the thin film integrated circuits can be pasted onto another substratum 142 with an adhesive 142 .
  • Another substratum 142 is preferably a flexible substrate.
  • a substrate made from plastic as typified is by poly ethylene telephtharate (PET), poly ethylene naphtharate (PEN), or poly ether sulfone (PES); or synthetic resin having flexibility such as acrylic can be used.
  • an adhesive such as heat curing resin, ultraviolet curing resin, epoxy resin adhesive, or resin additive; a two-sided tape; or the like can be used.
  • the thin film integrated circuit over the flexible substrate can be formed to have lightweight, a thin thickness, and high flexibility.
  • Another substrate 142 can be the surface of good on which the thin film integrated circuits are mounted. That is, the thin film integrated circuits can be mounted on the good by removing the insulating substrate 100 . Therefore, the thin film integrated circuits can be reduced its thickness, and the good mounted with the thin film integrated circuits can be reduced its thickness and weight.
  • the means provided with an adhesion surface 140 is removed. Consequently, the adhesive strength of the means provided with an adhesion surface 140 is set lower than that of the adhesive 141 .
  • the thin film integrated circuit is cut by a dicing, scribing, or laser cutting method.
  • the thin film integrated circuits can be cut by utilizing laser absorbed in another substratum 142 .
  • the laser CO 2 to laser can be used.
  • organic resin such as epoxy resin may be filled to the periphery of the side of the thin film integrated circuits. Accordingly, the thin film integrated circuits can be protected from the outside and becomes in a form capable of being easily portable.
  • the thin film integrated circuits can be cut into 5 mm square (25 mm 2 ) or less, preferably, 0.3 mm square (0.09 mm 2 ) to 4 mm square (16 mm 2 ).
  • the insulating substrate 100 In the case of forming a thin film integrated circuit over such the insulating substrate 100 , there is no limitation on a mother substrate shape, which is different from an IC chip taken from a circular silicon wafer. Therefore, mass production of thin film integrated circuits is possible. Moreover, the cost can be reduced since the insulating substrate 100 can be reused.
  • the thin film integrated circuit according to the present invention has characteristics that a semiconductor film having a thickness of, typically, 40 to 170 nm, preferably, 50 to 150 nm as an active region, and is formed to have an extreme thin thickness.
  • a semiconductor film having a thickness of, typically, 40 to 170 nm, preferably, 50 to 150 nm as an active region and is formed to have an extreme thin thickness.
  • Such the thin film integrated circuit can be moved to a flexible substrate, and so it is hardly broken compared to an IC chip formed by a silicon wafer. Therefore, strength of the thin film integrated circuit can be improved.
  • the thin film integrated circuit according to the present invention has not a silicon wafer, it can receive high sensitive signals without worry of electronic wave absorption, which is different from an IC chip formed by a silicon wafer.
  • the thin film integrated circuit according to the present invention has not a silicon wafer, it can be transparent to light. As a result, the thin film integrated circuit does not detract from the design of a good even if it is mounted on a print surface of the good.
  • the thin film integrated circuit according to the present invention can obtain electric power or signals from an antenna.
  • the antenna can be formed on the thin film integrated circuit. Further, an antenna provided separately to a substrate can be pasted onto the thin film integrated circuit.
  • paste refers to fix by a material having an adhesion property in addition to bond with an adhesive.
  • a chip having a thin film integrated circuit that is, an IDF chip
  • IDF chip has various kinds such as a non-contact IDF chip (also referred to as a wireless tag), a contact IDF chip forming a terminal for connecting to an external power source without antenna, and a hybrid IDF chip that is a mixture of the non-contact type and the contact type.
  • the thin film integrated circuit explained in this embodiment can be applied to any one of the non-contact IDF chip, the contact IDF chip, and the hybrid IDF chip.
  • the method for manufacturing a thin film integrated circuit has an effect of preventing any of the non-contact IDF chip, the contact IDF chip, and the hybrid IDF chip from being dispersed.
  • the thin film integrated circuit over the insulating substrate 100 , there is no limitation on a mother substrate shape, which is different from an IC chip formed by a circular silicon wafer. Therefore, mass productivity of the thin film integrated circuit is improved, and mass production of the thin film integrated circuit can be realized. As a result, the cost of the thin film integrated circuit can be reduced. The unit price of the thin film integrated circuit is extremely low, and so the thin film integrated circuit can make remarkably large profits.
  • the number and the like of thin film integrated circuit that is taken from a silicon wafer having a diameter of 12 inches is compared to that taken from a glass substrate of 7300 ⁇ 9200 mm 2 .
  • the area of the silicon wafer is approximately 73000 mm 2
  • the area of the glass substrate is 672000 mm 2 .
  • the glass substrate is approximately 9.2 times large as the silicon wafer.
  • approximately 672000 pieces of thin film integrated circuits of 1 mm square can be taken from the glass substrate by arithmetic.
  • the number of pieces is approximately 92 times large as that of the silicon wafer.
  • the business investment for mass production of the thin film integrated circuit of the case of using the glass substrate of 7300 ⁇ 9200 mm 2 can be one-third of the case of using the silicon wafer having a diameter of 12 inches, since the number of manufacturing processes of the case of using the glass substrate is smaller than that of the case of using the silicon wafer.
  • FIG. 6 illustrates a delivery carrier 201 , a delivery elevator 202 , a belt conveyor 203 , a transportation roll 204 , a film delivery roll 205 , a discharge carrier 206 , a discharge elevator 207 , rollers 208 a , 208 b , 208 c , and 208 d , an operation evaluation device 209 , a film delivery roll 210 , an alignment device 211 , and a take-up roll 212 .
  • a thing provided with an adhesion surface with respect to an upper surface of the thin film integrated circuit, that is, so-called tape, is delivered from the film delivery roll 205 .
  • a thin film integrated circuit in which a release layer 102 is removed is arranged over the belt conveyor 203 by transporting from the delivery carrier 201 . Then, the thin film integrated circuit connected by a connection region 106 is transposed to the transportation roller 204 that corresponds to a support substrate having the adhesion surface (the transportation roller 204 also corresponds to the means provided with an adhesion surface for fixating the thin film integrated circuits, the means for pressing the integrated circuit, and the means for fixating a thin film integrated circuit).
  • the transportation roller 204 can be formed by silicon resin or fluoride resin. Specifically, silicon rubber, perfluoroelastomer, Fluon Aflas, Teflon rubber, and the like can be used. Especially, the perfluoroelastomer and the Fluon Aflas have high heat resistance and high chemical resistance, and so they are preferably used.
  • the adhesion strength of the delivery roller 204 In order to set the adhesion strength of the delivery roller 204 higher than that between the substrate 100 and a region 104 that is not provided with the release layer 102 , only the thin film integrated circuit is transposed and an insulating substrate 100 is moved by the belt conveyor 203 . Note that at least part of the region 104 that is not provided with the release layer 102 can be remained over the insulating substrate 100 since it is directly formed on the insulating substrate. That is, the adhesion strength of the region 104 that is not provided with the release layer 102 may be set so as to resist the separation of the insulating substrate 100 .
  • the insulating substrate 100 can be collected to reuse. That is, the processes illustrated in FIGS. 3B , 3 C, 4 A, and 4 B can be efficiently performed by the delivery roller 204 .
  • a film provided with an adhesion surface for example, a Scotch tape, a Tackwell tape (extreme thin single-faced tape), a Double Tack tape (extreme thin double-faced tape), each of which is adhered to an extreme thin film, or the like is delivered from the film delivery roll 205 .
  • These films have preferably resistance to an etching gas and high heat resistance.
  • the film provided with an adhesion surface can be adhered to the transported thin film integrated circuit by the roller 208 a .
  • a film having strong adhesion strength such as a hot melt film can be used.
  • An antenna may be provided to the film provided with an adhesion surface.
  • an alignment device is preferably provided to the vicinity of the roller 208 a .
  • the antenna may be provided to an extensible film to be pasted onto the thin film integrated circuit while pulling the film.
  • the thin film integrated circuit pasted with the film passes anterior to the operation evaluation device 209 by the roller 208 b or the like. At this moment, the operation of the thin film transistor can be confirmed. For instance, when the thin film integrated circuit is transported, a predetermined signal is recorded by using a reader/writer as the operation evaluation device, and the operation can be confirmed from the fact whether the thin film integrated circuit returns the signal or not.
  • a film serving as a protective film for example, a film for being laminated, a Scotch tape, a Tackwell tape (extreme thin single-faced tape), a Double Tack tape (extreme thin double-faced tape), each of which is adhered to an extreme thin film, or the like is delivered from the film delivery roll 210 .
  • These films have preferably resistance to an etching gas and high heat resistance.
  • the alignment of adhering is controlled by the alignment device 211 , for example, a CCD camera, the protective film is adhered to the thin film integrated circuit.
  • the completed thin film integrated circuit is taken up by the taken-up roll 212 .
  • the thin film integrated circuit is cut when it is mounted on a good as illustrated in FIG- 4 C. Accordingly, the thin film integrated circuit in the state of being taken up by the taken-up roll 212 can be transported or traded. As a result, extreme fine thin film integrated circuits of 5 mm square (25 mm 2 ) or less, preferably, 0.3 mm square (0.09 mm 2 ) to 4 mm square (16 mm 2 ) can be readily manufactured, transported, or traded without being dispersed.
  • FIG. 7A a plurality of thin film integrated circuits 101 is formed by sequentially forming a release layer 102 and a TFT layer 103 having a semiconductor film as an active region over an insulating substrate 100 as is the case with Embodiment 1.
  • FIG. 7B is a cross-sectional view of FIG. 7A taken along line of a-b
  • FIG. 7C is a cross-sectional view of FIG. 7A taken along line of c-d.
  • a region that is not provided with the release layer 102 may not be provided. That is, the release layer 102 is formed over the entire surface of the insulating substrate 100 . Therefore, a connecting region 106 can occupy a large area.
  • a groove 105 is formed as is the case with Embodiment 1.
  • a means for pressing the thin film integrated circuit 150 is pasted.
  • the term “paste” refers to fix by an adhesion property in addition to bond with an adhesive.
  • the means for pressing the thin film integrated circuit can be formed by silicon resin or fluoride resin. Specifically, silicon rubber, perfluoroelastomer, Fluon Aflas, Teflon rubber, and the like can be used. Especially, the perfluoroelastomer and the Fluon Aflas have high heat resistance and high chemical resistance, and so they are preferably used.
  • An opening portion 151 is provided to the means for pressing the thin film integrated circuit 150 .
  • the opening portion 151 may be a circular shape, a rectangular shape, or the like, which is not limited to that illustrated in FIG. 7 .
  • the opening portion 151 is formed to overlap with the groove 105 . Note that the shape, size, or number of the opening portion 151 may not be the same as that of the groove 105 . Thus, the shape, size, or number of the opening portion 151 may be set so that an etching agent for removing the release layer 102 can be introduced. Further, the opening portion 151 and the groove 105 can be simultaneously formed.
  • an etching agent 115 is introduced to the opening portion 151 and the groove 105 in the state of pasting the means for pressing the thin film integrated circuit to remove the release layer.
  • an agent that does not react to the means for pressing the thin film integrated circuit is used. Specific etching agent, processing time, and the like can be referred to Embodiment 1. Then, the insulating substrate 100 is separated.
  • the thin film integrated circuits can be prevented from being dispersed by the means for pressing the thin film integrated circuit 150 .
  • FIGS. 8A to 8C the thin film integrated circuit can be pasted onto another substratum 142 by using an adhesive 141 .
  • FIG. 8B is a cross-sectional view of FIG. 8A taken along line of a-b
  • FIG. 8C is a cross-sectional view taken along line of c-d. Then, the means for pressing the thin film integrated circuit 150 is removed. Therefore, the adhesion strength of the means for pressing the thin film integrated circuit 150 is set lower than that of the adhesive 141 .
  • FIGS. 9A to 9C the thin film integrated circuit is divided by a dicing, scribing, or laser cutting method.
  • FIG. 9B is a cross-sectional view of FIG. 9A taken along line of a-b
  • FIG. 9C is a cross-sectional view of FIG. 9A taken along line of c-d.
  • Organic resin such as epoxy resin may be filled to the periphery of the side of the thin film integrated circuits. Accordingly, the thin film integrated circuits can be protected from the outside and becomes in a form capable of being easily portable.
  • the thin film integrated circuits can be cut into 5 mm square (25 mm 2 ) or less, preferably, 0.3 mm square (0.09 mm 2 ) to 4 mm square (16 mm 2 ).
  • the insulating substrate 100 In the case of forming a thin film integrated circuit over such the insulating substrate 100 , there is no limitation on a mother substrate shape that is different from an IC chip taken from a circular silicon wafer. Therefore, mass production of thin film integrated circuits is possible. Moreover, the cost can be reduced since the insulating substrate 100 can be reused.
  • the thin film integrated circuit according to the present invention has characteristics that the thin film integrated circuit has a semiconductor film with a thickness of, typically, 40 to 170 nm, preferably, 50 to 150 nm as an active region, and is formed to have an extreme thin thickness. As a result, it is difficult to identify whether the thin film integrated circuit exists in the case of being mounted on a good, which leads to prevent alteration.
  • the thin film integrated circuit can be shifted to a flexible substrate. Accordingly, the thin film integrated circuit has a characteristic of being hardly broken compared to an IC chip formed by a silicon wafer.
  • the thin film integrated circuit according to the present invention has not a silicon wafer, it can receive sensitive signals without worry of electronic wave absorption compared to an IC chip formed by a silicon wafer.
  • the thin film integrated circuit according to the present invention has not a silicon wafer, it can be transparent to light. As a result, the thin film integrated circuit does not detract from the design of a good even if it is mounted on a print surface of the good.
  • the thin film integrated circuit according to the present invention can obtain electric power or signals from an antenna.
  • the antenna can be formed on the thin film integrated circuit. Further, an antenna provided separately to a substrate can be pasted onto the thin film integrated circuit.
  • paste refers to fix by an adhesion property in addition to bond with an adhesive.
  • the method for manufacturing a thin film integrated circuit can prevent any one of the non-contact IDF chip, the contact IDF chip, and the hybrid IDF chip from being dispersed.
  • FIGS. 13A to 13E illustrate a delivery carrier 401 , a substrate carrying arm 400 , a jig 403 , an etching agent introducing chamber 405 , an etching agent inlet 406 , an etching outlet 407 , a jig carrying arm 408 , a belt conveyor 410 , a film delivery roll 411 , a taken-up roll 412 , a film delivery roll 413 , and an alignment device 414 .
  • the thin film integrated circuit before removing a release layer 102 is transported from the delivery carrier 401 by using a delivery elevator 402 . At this time, the thin film integrated circuits can be transported without being dispersed by the release layer 102 .
  • the thin film integrated circuit formed over an insulating substrate 100 is held between the substrate carrying arm 400 to be lifted, and placed in the etching agent introducing chamber 405 .
  • the thin film integrated circuit formed over an insulating substrate 100 is scooped up and placed in the lower part of the chamber 405 . It is not limited to use the substrate carrying arm 400 . Any means that can place the thin film integrated circuit formed over an insulating substrate 100 in the chamber 405 can be used.
  • a jig 403 is placed in the chamber 405 .
  • the jig is preferably placed in such a way that the side of the jig is sandwiched since the jig is removable.
  • the jig 403 can be formed by silicon resin or fluoride resin. Specifically, silicon rubber, perfluoroelastomer, Fluon Aflas, Teflon rubber, and the like can be used.
  • An opening portion (corresponding to reference numeral 151 ) is provided along the region between the thin film integrated circuits, that is, the groove 105 . As illustrated in FIG. 13D , the jig 403 is pressed at the thin film integrated circuit when the chamber 405 is closed.
  • the jig 403 serves as a means for pressing the thin film integrated circuit.
  • an etching agent is introduced from the etching agent inlet 406 and exhausted from the etching agent outlet 407 .
  • the etching agent passes through the opening portion provided to a means for pressing the thin film integrated circuit located above the chamber 405 , and removes the release layer 102 to separate the insulating substrate 100 .
  • the separated insulating substrate can be reused.
  • the insulating substrate 100 remained in the chamber 405 may be taken out by the jig or the like. As noted above, the process illustrated in FIG. 7 is efficiently performed.
  • the thin film integrated circuit is adhered to the jig carrying arm 408 and the jig 403 to be moved.
  • the jig 403 for example, silicon rubber can be used.
  • the thin film integrated circuits can be prevented from being dispersed by the jig 403 .
  • the thin film integrated circuit is transported to a film provide with an adhesion surface, for example, a Scotch tape, a Tackwell tape (extreme thin single-faced tape), a Double Tack tape (extreme thin double-faced tape), each of which is adhered to an extreme thin film and sent from the film delivery roll 411 , or the like. Therefore, the adhesion strength of the jig 403 is set lower than that of the film provide with an adhesion surface.
  • An antenna may be provided to the film provided with an adhesion surface.
  • the antenna may be provided to an extensible film and pasted onto the thin film integrated circuit while pulling the film.
  • a film serving as a protective film for example, a Scotch tape, a Tackwell tape (extreme thin single-faced tape), a Double Tack tape (extreme thin double-faced tape), each of which is adhered to an extreme thin film, or the like is delivered from the film delivery roll 413 .
  • These films have preferably resistance to an etching gas and high heat resistance.
  • the alignment of adhering is controlled by the alignment device 414 , for example, a CCD camera, and the protective film is adhered to the thin film integrated circuit.
  • the completed thin film integrated circuit is taken up by the taken-up roll 412 .
  • the thin film integrated circuit is cut when it is mounted on a good as illustrated in FIGS. 9A to 9C . Accordingly, the thin film integrated circuit in the state of being taken up by the taken-up roll 412 can be transported or traded. As a result, extreme fine thin film integrated circuits of 5 mm square (25 mm 2 ) or less, preferably, 0.3 mm square (0.09 mm 2 ) to 4 mm square (16 mm 2 ) can be readily manufactured, transported, or traded without being dispersed.
  • An operation evaluation device 209 may be mounted to the manufacturing device explained in this embodiment.
  • a method for manufacturing a thin film integrated circuit that combines the method for providing a region that is not provided with a release layer (the method for partially forming the release layer) explained in Embodiment 1 and a means for pressing a thin film integrated circuit explained in Embodiment 3 is explained.
  • a means for pressing the thin film integrated circuit 150 provided with an opening portion 151 is pasted onto a thin film integrated circuit 101 provided with a region 104 that is not provided with the release layer 102 and a connecting region 106 .
  • FIG. 11A is a cross-sectional view of FIG. 10 taken along line of a-b
  • FIG. 11B is a cross-sectional view of FIG. 10 taken along line of c-d.
  • an insulating substrate 100 is separated in the state that the thin film integrated circuit is not dispersed by the means for pressing the thin film integrated circuit 150 . Therefore, the adhesion strength of the adhesive for pasting the means for pressing the thin film integrated circuit 150 is set so as to resist the separation of the insulating substrate 100 .
  • FIGS. 12A to 12C the thin film integrated circuit is pasted onto another substratum 142 by using adhesive 141 .
  • FIG. 12B is a cross-sectional view of FIG. 12A taken along line of a-b
  • FIG. 12C is a cross-sectional view of FIG. 12A taken along line of c-d.
  • the adhesion strength of the means for pressing the thin film integrated circuit 150 is set lower than that of the adhesive 141 .
  • the thin film integrated circuit 101 is cut by a dicing, scribing, or laser cutting method.
  • Organic resin such as epoxy resin may be filled to the periphery of the side of the thin film integrated circuits. Accordingly, the thin film integrated circuits can be protected from the outside and becomes in a form capable of being easily portable.
  • the thin film integrated circuits can be cut into 5 mm square (25 mm 2 ) or less, preferably, 0.3 mm square (0.09 mm 2 ) to 4 mm square (16 mm 2 ).
  • Embodiments 1 to 3 can be freely combined with each other.
  • an antenna 502 is formed over an antenna substrate 501 .
  • a glass substrate such as a barium borosilicate glass or a alumino-borosilicate glass, quartz substrate, or a substrate having flexibility made from acrylic or plastic such as poly ethylene terephthalate (PET), poly ethylene naphthalate (PEN), poly ether sulfone (PES) is preferably used.
  • PET poly ethylene terephthalate
  • PEN poly ethylene naphthalate
  • PES poly ether sulfone
  • the antenna substrate is preferably thin, a substrate in a film form is preferably used.
  • the shape or length of the antenna is not limited thereto.
  • the antenna may be in a circular or linear shape. Further, the length of the antenna can be selected by communication frequency.
  • the antenna can be formed by any one of a printing method, a sputtering method, a droplet discharging method, a plating method, a photolithography method, and a vapor deposition method using a metal mask; or a method that combines the foregoing methods.
  • a laminated antenna can be formed by forming a first antenna by the photolithography method or a vapor deposition method and a second antenna by the plating method (electroless plating or electric plating) to cover the first antenna.
  • the plating method electroless plating or electric plating
  • a conductive material such as Ag (silver), Al (aluminum), Au (gold), Cu (copper), Pt (platinum) can be used.
  • the wiring resistance can be reduced by increasing the thickness of the antenna.
  • the wiring resistance may be reduced by forming a laminated antenna and covering the antenna by a material with low resistance.
  • an insulating film is preferably formed to cover the surface to be provided with the antenna and/or the periphery of the Cu.
  • the antenna can be formed by dropping Ag mixed into tetradecane as solvent from a nozzle.
  • a base film made from titanium oxide (TiOx) may be formed over the antenna substrate to improve adhesiveness of the Ag.
  • a connecting terminal 503 is preferably provided to the antenna.
  • the antenna can be easily connected to a thin film integrated circuit by the connecting terminal 503 .
  • the connecting terminal is not always required to be provided and is not limited to the shape or the arrangement illustrated in FIG. 22 .
  • the flatness of the antenna may be improved by applying pressure to the antenna. As a result, the antenna can be reduced its thickness. In addition to applying pressure, heat can be applied to the antenna. Moreover, a pressuring process and a heating process can be simultaneously carried out. In the case that the antenna is formed by a droplet discharging and a heating process is required to remove solvent, a pressuring process and a heating process are preferably simultaneously carried out.
  • a groove is provided to the antenna substrate, and the antenna can be formed in the groove. Since the antenna can be formed in the groove, the antenna substrate and the antenna can be reduced their thicknesses.
  • the antenna can be formed over both sides of the antenna substrate.
  • the antenna may be formed over the both sides of the antenna substrate in accordance with the same procedure as mentioned above.
  • the antenna substrate formed in accordance with the foregoing can be delivered from the film delivery roll 205 illustrated in FIG. 6 or the film delivery roll 411 as illustrated in FIG. 13 .
  • the antenna is formed to be integrated with a thin film integrated circuit is explained with reference to FIG. 23 .
  • a TFT layer 103 having a wiring 130 is formed over an insulating substrate 100 .
  • an insulating film 505 is formed to cover the wiring 130 .
  • the antenna is preferably formed to have at least an insulating film containing nitrogen. Since most goods mounted with a thin film integrated circuit are touched by hands, the insulating film 505 is preferably formed to have at least an insulating film containing nitrogen.
  • the antenna 502 is formed.
  • a material of the antenna and a means for manufacturing the antenna refer to explanation with reference to FIG. 22 .
  • An opening portion is provided to the insulating film 505 to connect the wiring 130 and the antenna 502 .
  • the opening portion may be formed to be located below the connecting terminal 503 .
  • the antenna is formed over the insulating film 505 .
  • the antenna 502 and the wiring 130 can be formed by one layer.
  • a non-contact IDF chip 300 is mounted to a bag 301 .
  • the IDF chip can be mounted to a part of the bottom or the side of the bag or the like. Since the non-contact IDF chip is extremely thin and small, it can be mounted to the bag without detraction from the design of the bag. In addition, since the non-contact IDF is translucent, a thief can hardly identify whether the non-contact IDF chip 300 is mounted or not to the bag. Therefore, the fear of removing the non-contact IDF chip 300 from the bag by the thief is reduced.
  • GPS Global Positioning System
  • the GPS is a system that catches a signal sent from a satellite 302 , and finds the difference in time, then, positions based on the difference in time.
  • Information from the satellite can be to received by an electronic device such as a cellular phone 303 , and the information on the actual location of the bag can be displayed on the cellular phone 303 .
  • a vehicle such as a car or bicycle, a watch, or accessories can be mounted with the IDF chip.
  • FIG. 17A illustrates a passport 311 mounted with the IDF chip 300 .
  • the IDF chip 300 is mounted on the cover of the passport; however, the IDF chip 300 can also be mounted to another page. Further, the IDF chip 300 can be mounted to the cover since it is translucent. The IDF chip can be mounted to the inside of the cover by sandwiching between materials such as a cover.
  • FIG. 17B illustrated a driver's license 312 mounted with the IDF chip 300 .
  • the IDF chip 300 is mounted to the inside of the driver's license.
  • the IDF chip 300 can be mounted to the print surface of the driver's license since it is translucent.
  • the IDF chip can be mounted to the print surface of the driver's license and covered by a laminate film.
  • the IDF chip can be sandwiched between a material for forming the driver's license to be mounted to the inside of the driver's license.
  • the IDF chip By mounting the IDF chip to the foregoing goods, counterfeit can be prevented. Further, counterfeit can also be prevented by mounting the IDF chip to the foregoing bag. In addition, since the IDF chip is extremely thin and small is used, it does not detract from the design of a passport, a driver's license, or the like. Moreover, the IDF chip can be mounted to the surface since it is translucent.
  • a passport, a driver's license, or the like can be readily controlled. Since information can be stored in the IDF chip without writing the information directly in the passport, the driver's license, or the like; privacy can be protected.
  • the IDF chip Since the IDF chip is extremely thin and small and has flexibility, it can be mounted to a good in a sheet shape. For example, the case that the IDF chip is mounted to paper money as the good in a sheet shape.
  • the non-contact IDF chip 300 is mounted to paper money 313 .
  • FIG. 18 illustrates that the IDF chip is mounted to the inside of the paper money; however, it can be exposed to the surface of the paper money.
  • the paper money can be printed by using ink containing the IDF chip. Further, the IDF chips can be dispersed into the mixture of chemicals and a material for the paper money to form paper money mounted with a plurality of the IDF chips. Since the IDF chip can be manufactured at low costs, the cost of the paper money is not increased despite of mounting a plurality of the IDF chips to the paper money.
  • securities for example, a stock certificate, a check, or coin can be mounted with the IDF chip.
  • the bending stress of the IDF chip is considered since such the sheet-like good is often bended.
  • a source region, a channel region, and a drain region of a thin film transistor included in the IDF chip 300 are preferably arranged so that the bending direction is perpendicular to the moving direction of carriers. That is, the source region, the channel formation region, and the drain region of the thin film transistor are arranged to be perpendicular to the bending direction. As a result, destruction and peeling due to the bending stress of the thin film transistor can be prevented.
  • laser scanning direction (X axis direction) is preferably perpendicular to the bending direction.
  • the IDF chip By bending the IDF chip in such the direction, the IDF chip, especially, the thin film transistor is not destroyed, and crystal grain boundary located in the moving direction of carriers can be reduced as much as possible. As a result, an electric property of a thin film transistor, especially, mobility of the thin film transistor can be improved.
  • FIG. 19 illustrates a label 320 mounted with the non-contact IDF chip 300 , and a meet pack 321 pasted with the label 320 .
  • the IDF chip 300 may be mounted to the surface of the label or the inside of the label. In the case of fresh foods such as vegetables, the IDF chip can be mounted to a plastic food wrap covering the fresh foods.
  • the size of an antenna can be increased.
  • the communication distance to a reader can be extended and communication sensitivity can be improved.
  • Basic information such as a production area, a producer, a processing date, an expiration date, and the like; further, application information such as a recipe using the product can be recorded to the IDF chip.
  • Such the basic information may be recorded by an unwritable memory such as a mask ROM since it is not required to be rewritten.
  • the application information may be recorded by a rewritable and erasable memory such as an EEROM.
  • the IDF chip may be embedded in the animals or plants to obtain information on the animals or plants by a reader.
  • Information on the animals or plants is a breeding area, a feed, a breeder, presence or absence of infection, and the like.
  • a product can be further readily and briefly paid compared to the method of using the conventional bar code. For instance, a plurality of products mounted with IDF chips can be paid at once. In the case that a plurality of IDF chips is read, an anti-collision function is required to be mounted to a register that has a function of a reader.
  • the IDF chip is useful to prevent shoplifting.
  • the IDF chip can be used in combination with another information medium such as a bar code or a magnetic tape.
  • another information medium such as a bar code or a magnetic tape.
  • basic information that is not required to be rewritten may be recorded to the IDF chip, whereas information that is required to be updated such as a discount price or a bargain price may be recorded on the bar code.
  • Mounting IDF chip can increase information that can be provided to consumer. Accordingly, consumer can purchase products without anxiety.
  • an IDF chip 300 is mounted to a beer bottle 326 .
  • the IDF chip 300 can be mounted by using the label 325 .
  • the size of an antenna can be increased.
  • communication distance can be extended, and communication sensitivity can be improved.
  • the IDF chip records basic information such as a manufacturing date, a manufacturing area, a using material, and the like. Such the basic information may be recorded by using a memory that is unrewritable such as a mask ROM since the basic information is not required to be rewritten.
  • the IDF chip records individual information such as a delivery destination, a delivery date, and the like of each beer bottle. For instance, as illustrated in FIG. 20B , each of the delivery destination and the delivery date can be recorded at the time of moving each of the beer bottle along belt conveyor 327 to pass through a writer device 328 . Such the individual information may be recorded by a rewritable and erasable memory such as an EEROM.
  • the IDF chip can be mounted to each of the case or each of a plurality of cases to record individual information.
  • a system in which a delivery address or a delivery date is calculated by the writer, a personal computer that controls the writer, or the like to be recorded to the IDF chip when information on purchased products is sent to a logistics control center from a delivery destination via a network may be constructed.
  • a beverage capable of being recorded with a plurality of delivery destinations can reduce the time of inputting by hand, thereby reduced inputting error due to the inputting by hand by means of mounting the IDF chip.
  • a personnel cost that is the largest cost in a logistics field can be reduced.
  • logistics control can be carried out with few errors at low costs.
  • Application information such as foods to go with beer, a recipe using beer, and the like may be recorded at the delivery destination.
  • foods and the like can also be advertised to drive buying inclination of a consumer.
  • the original products are manufactured by a production line based on original information of the products.
  • the IDF chip is mounted to a part of an automobile and a painting device is controlled based on information from the IDF chip.
  • Automobiles that are painted depending on wishes of a purchaser can be respectively manufactured.
  • the manufacturing device can be individually operated based on information on IDF chip mounted to an automobile.
  • the IDF chip can be used in various places. By information recorded to the IDF chip, specific information on manufacture can be obtained and the manufacturing device can be controlled based on the information.
  • FIG. 21 illustrates that an account is settled by using a credit card 351 .
  • the credit card 351 has a contact IDF chip 350 ).
  • a register 352 and a reader/writer 353 are arranged. Information on the amount of money credited to an account of the credit card 351 is stored in the IDF chip 350 .
  • the reader/wrier 353 can read out information on the amount of money with no contact and transmit the information to the register 352 .
  • the register 352 settles an account after confirming that the amount of money credited to the account of the credit card 353 is larger than the account to be settled. Then, information on credit card balance is sent to the reader/writer 353 .
  • the reader/writer 353 can write the information on the credit card balance into the IDF chip 350 .
  • Keys 354 capable of inputting a personal identification number may be added to the reader/writer 353 to control the settlement using the credit cart 351 by a third person without permission.

Abstract

A method for separating an integrated circuit formed by a thin film having a novel structure or a method for transferring the integrated circuit to another substrate, that is, so-called transposing method, has not been proposed. According to the present invention, in the case that an integrated circuit having a thin film having a novel structure formed over a substrate via a release layer is separated, the release layer is removed in the state that the thin film integrated circuit is fixated, the thin film integrated circuit is transposed to a supporting substrate having an adhesion surface, and the thin film integrated circuit is transposed to another substrate having an adhesion surface with higher strength of adhesion than that of the supporting substrate.

Description

    TECHNICAL FIELD
  • The present invention relates to a method for separating an integrated circuit or the like formed by a thin film and a method for manufacturing the integrated circuit.
  • BACKGROUND ART
  • A method for separating an integrated circuit using the conventional silicon wafer (hereinafter, IC chip) from a substrate has been proposed (Unexamined Patent Publication No. 2003-209073). The Unexamined Patent Publication No. 2003-209073 disclosed that a protective tape is adhered to a circuit surface of a semiconductor wafer, a dicing tape is adhered to a reverse surface, and the semiconductor wafer is diced with the protective tape to form a chip, then, a release tape is adhered to the diced protective tape, and then, the protective tape is heated to be deformed, lastly, the protective tape that is diced with the release tape is separated from the chip.
  • As a method for mounting an optical device chip on an electronic circuit board, a method for making a crystal growth of a buffer layer and an active layer over a semiconductor device, forming a plurality of optical devices, forming a separation groove by etching the active layer till the active layer reaches to the buffer layer, removing the semiconductor substrate by covering the surface of the active layer by the protective film, adhering the reverse side of the buffer layer to an extensible film with adhesive capable of being separated, breaking the buffer layer along with the separation groove, providing a space between adjacent devices by extending the extensible film, and fusion bonding and fixating a driver electrode of the optical device to the electronic circuit board by using the extensible film as a support jig (Unexamined Patent
  • DISCLOSURE OF INVENTION
  • As noted above, a method for separating the conventional IC chip from a substrate has been proposed; however, a method for separating an integrated circuit formed by a thin film according to the present invention and transferring the integrated circuit to another substratum, that is, so-called transposing method, has not been proposed. The handling of the integrated circuit formed by the thin film according to the present invention has been difficult since there is fear that the integrated circuit is flied during moving due to its extreme light weight.
  • In view of the foregoing, it is an object of the present invention to provide a method for transposing an integrated circuit formed by a thin film according to the present invention and a method for manufacturing the integrated circuit using the method for transposing the integrated circuit.
  • According to the present invention, in the case that an integrated circuit having a thin film having a novel structure formed over an insulating substrate via a release layer (hereinafter, thin film integrated circuit) is separated, the release layer is removed in the state that the thin film integrated circuit is fixated, the thin film integrated circuit is transposed to a supporting substratum having an adhesion surface (first substratum), and the thin film integrated circuit is transposed to another substratum (second substratum) having an adhesion surface with higher strength of adhesion (adhesion strength) than that of the first substratum. That is, the thin film integrated circuit is transposed to another substratum having an adhesion surface with higher adhesion strength than that of the supporting substrate. Further, a chip having the thin film integrated circuit is referred to as an IDF chip.
  • According to the present invention, the present invention has a means of making the thin film integrated circuit be fixated (a means for fixating a thin film integrated circuit). According to the present invention, a region that is not provided with the release layer is provided as a specific means for fixating a thin film integrated circuit (That is, the release layer is partially provided for fixating a thin film integrated circuit.). As a result, the thin film integrated circuit is integrated with the substrate, and so the thin film integrated circuit does not fly when the thin film integrated circuit moves or the pressure in a reaction chamber is controlled. Thereafter, the thin film integrated circuit is transposed to the supporting substratum having an adhesion surface, and the thin film integrated circuit is transposed to another substratum. In this instance, the adhesion strength of the supporting substratum is lower than that of another substratum. As a result, the thin film integrated circuit can be transposed to another substratum at once, and so mass productivity can be improved. During the process, the thin film integrated circuit does not fly in all directions since it is fixated.
  • According to the present invention, a means for pressing the integrated circuit is used as another means for fixating a thin film integrated circuit. As the means for pressing, a supporting substratum having an adhesion surface can be used. For instance, a substrate having an adhesion force such as silicon rubber can be used. Then, the release layer is removed in the state that the thin film integrated circuit is pressed by the means for pressing. As a result, the thin film integrated circuit does not fly when the thin film integrated circuit moves or the pressure in a reaction chamber is controlled since it can remain the state of being integrated with the substrate. Thereafter, the thin film integrated circuit is transposed. In this instance, the adhesion strength of the supporting substratum is lower than that of another substratum. That is, the thin film integrated circuit is transposed to another substratum having higher adhesion strength than that of the supporting substratum. As a result, the thin film integrated circuit can be transposed to another substratum at once, and so mass productivity can be improved. During the process, the thin film integrated circuit does not fly since it is fixated.
  • Another substratum may be a substrate made from a thin film such as a flexible substrate or a protective film. Alternatively, another substratum may be a substrate provided with an antenna as a communication means or a power supply means.
  • According to the present invention, a multiple thin film integrated circuits can be transposed to another substratum at once without flying the thin film integrated circuits when the thin film integrated circuit moves or the pressure in a reaction chamber is controlled. As a result, mass productivity can be improved.
  • Since the IDF chip according to the present invention is extremely thinner than that of an IC chip formed by a silicon wafer, the IDF chip does not detract from the design of a good when it is mounted to the good. Such the thin and lightweight IDF chip having a high flexible property is hardly broken, which is different from the IC chip formed by a silicon wafer.
  • Since the IDF chip according to the present invention is formed over an insulating substrate, there is no limitation on a mother substrate shape, which is also different from the IC chip formed by a silicon wafer. Therefore, mass productivity can be improved and the IDF chip can be mass-produced. As a result, the cost of the IDF chip can be expected to be reduced. The unit price of the IDF chip is so low. Accordingly, reducing the unit price of the IDF chip can yield an extremely large profit.
  • BRIEF DESCRIPTION OF DRAWINGS
  • FIGS. 1A to 1C are views of illustrating a manufacturing process of a thin film integrated circuit;
  • FIGS. 2A to 2C are views of illustrating a manufacturing process of a thin film integrated circuit;
  • FIGS. 3A to 3C are views of illustrating a manufacturing process of a thin film integrated circuit;
  • FIGS. 4A to 4C are views of illustrating a manufacturing process of a thin film integrated circuit;
  • FIG. 5 is a view of illustrating a manufacturing process of a thin film integrated circuit;
  • FIG. 6 is a view of illustrating a manufacturing process of a thin film integrated circuit;
  • FIGS. 7A to 7C are views of illustrating a manufacturing process of a thin film integrated circuit;
  • FIGS. 8A to 8C are views of illustrating a manufacturing process of a thin film integrated circuit;
  • FIGS. 9A to 9C are views of illustrating a manufacturing process of a thin film integrated circuit;
  • FIG. 10 is a view of illustrating a manufacturing process of a thin film integrated circuit;
  • FIGS. 11A and 11B are views of illustrating a manufacturing process of a thin film integrated circuit;
  • FIGS. 12A to 12C are views of illustrating a manufacturing process of a thin film integrated circuit;
  • FIGS. 13A to 13E are views of illustrating a manufacturing process of a thin film integrated circuit;
  • FIGS. 14A and 14B are views of illustrating laser irradiation in a manufacturing process of a thin film integrated circuit;
  • FIG. 15 is a view of illustrating a manufacturing process of a thin film integrated circuit;
  • FIGS. 16A and 16B are views of illustrating a using form of a thin film integrated circuit;
  • FIGS. 17A and 17B are views of illustrating a using form of a thin film integrated circuit;
  • FIG. 18 is a view of illustrating a using form of a thin film integrated circuit;
  • FIG. 19 is a view of illustrating a using form of a thin film integrated circuit;
  • FIGS. 20A and 20B are views of illustrating a using form of a thin film integrated circuit;
  • FIG. 21 is a view of illustrating a using form of a thin film integrated circuit;
  • FIG. 22 is a view of illustrating a manufacturing process of an antenna; and
  • FIG. 23 is a view of illustrating a manufacturing process of an antenna.
  • BEST MODE FOR CARRYING OUT THE INVENTION
  • The above and further objects and novel features of the invention will more fully appear from the following details description when the same is read in connection with the accompanying drawings. It is to be understood that various changes and modifications will be apparent to those skilled in the art. Therefore, unless otherwise such changes and modifications depart from the scope of the present invention hereinafter described, they should be construed as being included therein. Through the drawings of the embodiments, like components are denoted by like numerals and will not be further explained.
  • Embodiment 1
  • In this embodiment, a method for manufacturing a thin film integrated circuit provided with a region that does not form a release layer as a means for fixating the thin film integrated circuit is explained.
  • As illustrated in FIG. 1A, a release layer 102 and a layer 103 having a thin film transistor (also referred to as a TFT) that has a semiconductor film as an active region (hereinafter, TFT layer) are sequentially formed over an insulating substrate 100. A plurality of thin film integrated circuits 101 is formed. FIG. 1B illustrates a cross-sectional view of FIG. 1A taken along line a-b. FIG. 1C illustrates a cross-sectional view of FIG. 1A taken along line c-d.
  • As the insulating substrate 100, a glass substrate such as barium borosilicate glass or alumino-borosilicate glass, a quartz substrate, or the like can be used. As another insulating substrate, a substrate made from plastic as typified by poly ethylene terephthalate (PET), poly ethylene naphthalate (PEN), poly ether sulfone (PES); a substrate made from synthetic resin such as acrylic having flexibility; or the like can be used. Alternatively, a substrate prepared by forming an insulating film such as silicon oxide or silicon nitride over the surface of metal such as stainless or a semiconductor substrate can be used. Such the insulating substrate has no limitation on a mother substrate shape so that a thin film integrated circuit can be manufactured at low cost, which is different from the case that an IC chip is taken from a circular silicon wafer.
  • The release layer 102 may include silicon and has any one of a structure of an amorphous semiconductor, a semiamorphous semiconductor (also referred to as SAS) that is a mixture of an amorphous state semiconductor and a crystal state semiconductor, and a crystalline semiconductor. The SAS includes a micro crystalline semiconductor in which a crystal grain of 0.5 to 20 nm can be observed in an amorphous semiconductor. The release layer 102 can be formed by sputtering, plasma CVD, or the like. Further, the release layer 102 may be formed to have a thickness of 30 nm to 1 μm. The release layer 102 can be formed to have a thickness of 30 nm or less, only when which is acceptable for a limitation of fainting a thin film of a film formation device for the release layer 102.
  • An element such as phosphorous or boron can be doped to the release layer 102. Moreover, the element can be activated by application of heat or the like. By doping an element, a reaction rate, that is, an etching rate of the release layer 102 can be controlled.
  • In this embodiment, SAS (semi-amorphous silicon) having a thickness of 30 nm to 1 μm, preferably, 30 to 50 nm is, but not exclusively, used for the release layer 102. Other materials than the foregoing materials can be used.
  • For instance, a film including metal can be formed as the release layer. As the metal, a single layer or a laminated layer made from an element selected from the group consisting of W, Ti, Ta, Mo, Nd, Ni, Co, Zr, Zn, Ru, Rh, Pd, Os, and Ir; or an alloy material or a compound material containing the foregoing element as its main component can be used. As a manufacturing method for the film including metal, for example, a sputtering method using a metal target can be used. The film including metal may be formed to have a thickness of 10 to 200 nm, preferably, 50 to 75 nm. Instead of the film including a metal, a film including nitrides of the foregoing metal (for example, tungsten nitride or molybdenum nitride) may be used.
  • The release layer 102 is selectively formed, for example, the release layer 102 formed except over the periphery of the insulating substrate. By a region 104 that is not provided with the release layer 102, a TFT layer becomes not discrete even after removing the release layer 102. That is, the TFT layer is integrated with the insulating substrate 100. As a means for selectively forming the release layer 102; a method of forming the release layer 102 by arranging a mask to cover the periphery of the insulating substrate 100, or a method of etching the periphery of the insulating substrate 100 after forming the release layer 102 over the entire surface of the insulating substrate 100 can be used.
  • The TFT layer 103 includes thin film transistors 128 n, 128 p which have a base insulating film, a semiconductor film 124 patterned into a desired shape, and a conductive film 126 serving as a gate electrode (hereinafter, gate electrode) provided via a gate insulating film (hereafter, gate insulating film) 125. The semiconductor film 124 is formed to have a thickness of 0.2 μm or less, typically, 40 to 170 nm, preferably, 50 to 150 nm. The structure of the thin film transistor may be any one of a single drain structure, an LDD (lightly doped drain) structure, and a GOLD (gate-drain overlapped LDD) structure. The semiconductor film includes a channel formation region and an impurity region (having a source region, a drain region, a GOLD region, and an LDD region), and can be divided into an n-channel thin film transistor 128 n or a p-channel thin film transistor 128 p depending on the conductive type of the doped impurity elements. In order to prevent a short channel effect with miniaturizing the channel formation region, an insulator is formed over the side of the gate electrode to form a so-called side wall structure. Accordingly, a lightly doped impurity region is formed at the lower side of the insulator. The TFT layer 103 includes a wiring 130 connected to each of the impurity regions.
  • In order to prevent the TFT layer 103 from being etched, a base insulating film formed over the release layer 102 is preferably formed by a single layered or laminated layered insulating film including oxygen or nitrogen, for example, a silicon oxide (SiOx) film, a silicon nitride (SiNx) film, a silicon oxynitride (SiOxNy) film, a silicon nitride oxide (SiNxOy) film, (x>y)(x, y=1, 2 . . . ), or the like. As the base insulating film, a material that can be etched by an etching gas with an efficiently etching ratio between the release layer 102 and the base insulating film.
  • In this embodiment, the base insulating film includes a first insulating film 121, a second insulating film 122, and a third insulating film 123. A silicon oxide film is used as the first insulating film 121; a silicon oxynitride film is used as the second insulating film 122; and a silicon oxide film is used as the third insulating film 123. In consideration with impurity dispersion from the insulating substrate 100 or the like, the silicon oxynitride film is preferably used. However, there is fear that the silicon oxynitride film has low adhesiveness with respect to the release layer and the semiconductor film. Consequently, a silicon oxide film having high adhesiveness with respect to the release layer, the semiconductor film, and the silicon oxynitride film is provided.
  • The semiconductor film 124 may have any one of the state selected from the group consisting of an amorphous semiconductor; a SAS in which an amorphous state and a crystalline state are mixed; a microcrystalline semiconductor in which crystalline grain of 0.5 to 20 nm can be observed in an amorphous semiconductor; and a crystalline semiconductor.
  • In this embodiment, a crystalline semiconductor film is formed by forming an amorphous semiconductor film and crystallizing by heat treatment. As the heat treatment, heating furnace, laser irradiation, light irradiation emitted from a lamp (hereinafter, lamp annealing) instead of laser light, or combination of the foregoing can be used.
  • In the case of utilizing laser irradiation, a continuous wave laser beam (CW laser beam) or a pulse oscillating laser beam (pulse laser beam) can be used. As the laser beam, a laser beam oscillated from one kind or a plurality kinds selected from Ar laser, Kr laser, excimer laser, YAG laser, Y2O3 laser, YVO4 laser, YLF laser, YAIO3 laser, glass laser, ruby laser, alexandrite laser, Ti: sapphire laser, copper vapor laser, and gold vapor laser can be used. By emitting a laser beam of second to fourth harmonics of a fundamental harmonic in addition to a fundamental harmonic of the foregoing laser beams, a crystal having a large grain diameter can be obtained. For instance, a second harmonic (532 nm) or a third harmonic (355 nm) of Nd:YVO4 laser (fundamental, 1064 nm) can be used as the laser beam of second to fourth harmonics of a fundamental harmonic. The laser requires energy density of approximately from 0.01 to 100 MW/cm2 (preferably, approximately from 0.1 to 10 MW/cm2). The laser is emitted at a scanning rate of approximately from 10 to 2000 cm/sec.
  • For instance, an optical system as illustrated in FIG. 14A is used to perform crystallization by using a CW laser device. First, a CW laser beam emitted from a laser oscillator 290 is extended by an optical system 291 to be processed into linear shape. Specifically, a laser beam is processed into a linear shape when passing through a cylindrical lens or convex lens of the optical system 291. At this time, the laser beam is preferably processed so that the beam spot has a length of a long axis of 200 to 350 μm.
  • Thereafter, the laser beam processed into a linear shape is entered into the semiconductor film 124 via a galvano mirror 293 and an fθ lens 294. The linear laser is adjusted to form a laser spot 282 having a predetermined size over the semiconductor film. By the fθ lens 294, the laser spot 282 can be formed to have a constant shape on a subject surface independently of the angle of the galvano mirror.
  • The galvano mirror is vibrated by a device 296 for controlling the vibration of the galvano mirror (control device), that is, the angle of the galvano mirror is varied. The laser spot 282 moves in one direction (for example, an X axis direction in the drawing). For instance, the galvano mirror is adjusted so that the laser beam moves in the X direction for a certain distance over the semiconductor film when the galvano mirror vibrates half cycle (back motion).
  • Thereafter, the semiconductor film 124 moves in a Y axis direction by an XY stage 295. Similarly, the laser spot moves over the semiconductor film in the X axis direction (forth motion). Laser irradiation can be performed by utilizing the back and forth motion of the laser beam by moving the laser spot in a course 283.
  • As illustrated in FIG. 14B, laser irradiation is performed so that a moving direction of carriers of a thin film transistor is along with a moving direction (scanning direction) in the X axis direction of the laser beam. For instance, in the case of the semiconductor film 124 having the shape illustrated in FIG. 14B, a source region, a channel formation region, and a drain region, each of which is provided to the semiconductor film, is arranged to be parallel with the moving direction (scanning direction) in the X axis direction of the laser beam. As a result, a grain boundary through which carriers pass can be reduced or removed, and so mobility of the thin film transistor can be improved.
  • An incident angle θ of the laser beam against the semiconductor film may be set 0°<θ<90°. As a result, interference of the laser beam can be prevented.
  • A continuous wave fundamental harmonic laser beam and a continuous wave higher harmonic laser beam may be emitted. Alternatively, a continuous wave fundamental harmonic laser beam and a pulse oscillation higher harmonic laser beam may be emitted. By emitting a plurality of laser beams, energy can be supplied.
  • A laser beam, which is a pulse oscillation laser beam, and which can oscillate laser at an oscillation frequency capable of emitting laser light of a next pulse during the period between melting due to laser light and solidifying of the semiconductor film can also be used. By oscillating the laser beam at such the frequency, crystal grains that are continuously grown in the scanning direction can be obtained. A specific oscillation frequency of the laser beam is 10 MHz or more. A notably higher frequency band is used than a frequency band of several ten to several hundreds Hz that is generally used.
  • The laser beam may be emitted in the presence of an inert gas such as a rare gas or nitrogen. Accordingly, a rough surface of a semiconductor due to the laser beam irradiation, flatness of the semiconductor surface can be improved, and variations of a threshold value due to variations of interface state density can be prevented.
  • Alternatively, a microcrystalline semiconductor film may be formed by using SiH4 and F2, or SiH4 and H2, and the microcrystalline semiconductor film may be crystallized by laser irradiation as mentioned above.
  • In the case of using a heating furnace as another heat treatment, an amorphous semiconductor film is heated at 500 to 550° C. for 2 to 20 hours. In this instance, the temperature is preferably set at multi-steps in the range of 500 to 550° C. so as to increase gradually. By an initial low temperature heating process, hydrogen or the like in the amorphous semiconductor film is released. Accordingly, so-called hydrogen releasing reaction can be performed, which leads to reduce roughness of a film surface due to crystallization. Moreover, a metal element that promotes crystallization, for example, nickel, is preferably fowled over the amorphous semiconductor film since heating temperature can be reduced. Even in the crystallization using the metal element, the amorphous semiconductor film can be heated at 600 to 950° C.
  • There is fear that the metal element is harmful for the electric characteristics of a semiconductor element, it is required to perform a gettering process for reducing or removing the metal element. For example, a process for trapping the metal element using the amorphous semiconductor film as a gettering sink is performed.
  • Alternatively, a crystalline semiconductor film may be formed directly over a subject surface. In this instance, the crystalline semiconductor film can be formed directly over the subject surface by using a fluoride gas such as GeF4 or F2, and a silane gas such as SiH4 or SiH6 and by utilizing heat or plasma. In the case that the crystalline semiconductor film is directly formed and high temperature processing is required, a quartz substrate having high heat resistance is preferably used as the insulating substrate 100.
  • By the foregoing process for heating the semiconductor film, the release layer 102 may be affected by the heating. In the case of performing heat treatment using a furnace or laser irradiation of light at a wavelength of 532 nm, energy may reach to the release layer 102. As a result, the release layer 102 may be crystallized. By such the crystalline state of the release layer 102, reaction rate can be controlled.
  • On the other hand, in order to crystallize efficiently the semiconductor film, the structure of the base insulating film can be selected so that energy by laser does not reach to the release layer 102. For example, it can be possible to make energy by laser not reach to the release layer 102 by selecting a material, a thickness, and a sequential order of the base insulating film.
  • The semiconductor film formed by any means as noted above has more hydrogen than an IC chip formed by a silicon wafer. Specifically, the semiconductor film can be formed to have hydrogen of 1×1019 to 1×1022/cm3, preferably, 1×1019 to 5×1020/cm3. The hydrogen can give so-called terminate effect by which a dangling bond in the semiconductor film can be relieved. Moreover, the hydrogen can improve bendability of a thin film integrated circuit.
  • By setting the proportion of the area occupied by the patterned semiconductor film in the thin film integrated circuit 1 to 30%, destruction and peeling due to bending stress of a thin film transistor can be prevented.
  • The thin film transistor having such the semiconductor film has subthreshold coefficient (S value) is 0.35 V/dec or less, preferably, 0.25 to 0.09 V/dec. The mobility of the foregoing thin film transistor is 10 cm2/Vs or more.
  • In the case of composing a nineteen stage ring oscillator by such the TFT, the nineteen stage ring oscillator has a characteristic of an oscillation frequency of 1 MH or more, preferably, 100 MHz or more at an applied power supply voltage of 3 to 5 V. A delay time per a one step inverter is 26 ns, preferably, 0.26 ns or less at an applied power supply voltage of 3 to 5 V.
  • The thin film integrated circuit has an extreme thin semiconductor film as an active region, and so the thin film integrated circuit can be further reduced its thickness compared to an IC chip formed by a silicon wafer. The specific thickness of the thin film integrated circuit is 0.3 to 3 μm, typically, approximately 2 μm.
  • The function of a TFT can be given by the foregoing structure; a first interlayer insulating film 127 and a second interlayer insulating film 129 are preferably formed. Hydrogen in the first interlayer insulating film 127 can repair damage of a semiconductor film due to laser, a dangling bond, or the like. That is, a termination effect by hydrogen can be obtained. As the first interlayer insulating film 127, an insulating film having oxygen or nitrogen, for example, a silicon oxide (SiOx) film, a silicon nitride (SiNx) film, a silicon oxynitride (SiOxNy) film, a silicon nitride oxide (SiNxOy) film, (x>y)(x, y=1, 2 . . . ), or the like.
  • Flatness can be improved by the second interlayer insulating film 129. An organic material or an inorganic material can be used for the second interlayer insulating film 129. As the organic material, polyimide, acrylic, polyimide, polyimideamide, resist; or benzocyclobutene, siloxane, polysilazane can be used. The siloxane is composed of a skeleton formed by the bond of silicon (Si) and oxygen (O), in which an organic group containing at least hydrogen (such as an alkyl group or aromatic hydrocarbon) is included as a substituent, alternatively, a fluoro group may be used as the substituent, further alternatively, a fluoro group and an organic group containing at least hydrogen may be used as the substituent. The polysilazane is made from a liquid material including a polymer material having the bond of silicon (Si) and nitrogen (Ni) as a starting material. As the inorganic material, an insulating film having oxygen or nitrogen, for example, a silicon oxide (SiOx) film, a silicon nitride (SiNx) film, a silicon oxynitride (SiOxNy) film, a silicon nitride oxide (SiNxOy) film, (x>y)(x, y=1, 2 . . . ), or the like can be used. The second interlayer insulating film 129 may be formed by a layered structure composed of the foregoing insulating films. In the case that the second interlayer insulating film 129 is formed by using an organic material, the flatness of the second interlayer insulating film 129 is improved; however, the absorption level of the second interlayer insulating film 129 of moisture or oxygen is increased. To prevent that, an insulating film having an inorganic material is preferably formed over the organic material. In the case of using an insulating film including nitrogen, penetration of alkali ions such as Na can be prevented in addition to moisture.
  • More preferably, a fourth insulating film 131 is formed to cover the wiring 130. Since most goods installed with a thin film integrated circuit are touched by hands, there is fear that alkali ions such as Na are dispersed. Therefore, as the fourth insulating film 131, an insulating film having oxygen or nitrogen, for example, a silicon oxide (SiOx) film, a silicon nitride (SiNx) film, a silicon oxynitride (SiOxNy) film, a silicon nitride oxide (SiNxOy) film, (x>y)(x, y=1, or the like can be used, typically, the silicon nitride oxide (SiNxOy) film is preferably used.
  • Thereafter, a groove (also referred to as an opening portion) 105 is formed between thin film integrated circuits 101. The groove 105 can be formed by dicing, scribing, etching using a mask, or the like to have a circular shape (corresponding to so-called bore), a rectangular shape (corresponding to so-called slit), or the like. In the case of using the dicing, a blade dicing method using a dicing device (so-called dicer) is generally used. The blade is a whetstone embedded with diamond abrasive grains with a width of approximately 30 to 50 μm. The TFT layer 103 is divided by rotating the blade at high speed. As the scribing method, a diamond scribing method and a laser scribing method can be used. In the case of using the etching method, the TFT layer 103 can be divided by forming a mask pattern by exposure and developing process to be etched by dry etching or wet etching. An atmospheric plasma method can be used in performing the dry etching. As noted above, the groove 105 can be formed between the thin film integrated circuits 101.
  • The groove 105 is not always formed between each of the thin film integrated circuits, but between regions provided with a plurality of thin film integrated circuits.
  • As illustrated in FIG. 5, an opening portion 108 may be formed in the TFT layer 103. The opening portion is required to be formed in except a region provided with a conductive film serving as a channel formation region. By using both the groove and the opening portion, the size and number of the groove 105 can be adjusted and the time required to remove the release layer can be reduced. The opening portion may be a circular shape, a rectangular shape, or the like. The shape or the number of the opening portion is not limited to that illustrated in FIG. 5.
  • In the case of selectively forming the groove at the boundary of the thin film integrated circuits 101, an insulating film, a conductive film, and the like are remained in except the region of the groove 105 between the thin film integrated circuits. Such the remained insulating film, conductive film, and the like are referred to as a connection region 106. The connection region 106 may have a function to make the thin film integrated circuits are integrated with each other. Therefore, the connection region 106 may have either of the insulating film or the conductive film, and may be formed to have either of a single layered structure of a layered structure.
  • The thin film integrated circuits 101 are fixated to the insulating substrate 100 at the region 104 that is not provided with the release layer 102. Accordingly, the thin film integrated circuits 101 are not depart from the insulating substrate 100.
  • As illustrated in FIGS. 2A to 2C, the release layer 102 is removed in this state. FIG. 2A is a top view. FIG. 2B is a cross-sectional view of FIG. 2A taken along line a-b. FIG. 2C is a cross-sectional view of FIG. 2A taken along line c-d.
  • An etching agent 115 for removing the release layer 102 is introduced. As the etching agent 115, gas or liquid containing halogen fluoride can be used. As the halogen fluoride, for example, CiF3 (chlorine trifluoride) can be used. The CiF3 can be prepared by the process of Cl2 (g)+3F2 (g) →2C1F3 (g). The CiF3 may be liquid depending on the temperature of a reaction space (boiling point 11.75° C.). In this instance, wet etching can be adopted by using liquid including the halogen fluoride. As gas including another halogen fluoride, gas composed of nitrogen mixed with C1F3 or the like can be used.
  • The etching agent is limited to neither the CiF3 nor halogen fluoride. Any material that etch the release layer 102 but the base insulating film can be used as the etching agent. For instance, plasma processed gas containing fluorine such as CF4, SF6, NF3, or F2 can be used. As other etching agents, strongly alkaline solution such as tetra-methyl ammonium hydroxide (TMAH) can be used.
  • When following the condition that a material that is selectively etched is used for the release layer 102 and a material that is not etched is used for the base film in the case of chemically removing the release layer 102 by gas including halogen fluoride such as C1F3, the combination of the release layer 102 and the base insulating film is not limited to the foregoing materials.
  • In this embodiment, the release layer 102 can be removed by using a reduced pressure CVD device that can process at once a plurality of substrates as illustrated in FIG. 15 under the condition, but not exclusively, that is, an etching agent of C1F3 (chlorine trifluoride) gas, temperature of 350° C., a flow amount of 300 sccm, atmospheric pressure of 6 Torr, and time of 3 hours. By the reduced pressure CVD device, mass productivity of the thin film integrated circuits can be improved.
  • As the reduced pressure CVD device illustrated in FIG. 15, a bell jar 89 that can process a plurality of substrates 100 is used. C1F 3 115 is introduced from a gas introduce pipe and excess gas is exhausted from an exhaust pipe 92. There is no fear that the thin film integrated circuits are drawn into the exhaust pipe 92 since the thin film integrated circuits are integrated with the insulating substrate 100.
  • Further, a heating means, for example, a heater 91 may be provided to the side of the reduced pressure CVD device. By the heating means, reaction rate of the release layer 102 and the etching agent can be increased at a processing temperature of 100 to 300° C. As a result, the etching agent use can be reduced, and the processing time can be reduced.
  • By introducing such the etching agent, the release layer 102 can be gradually put into reverse to be removed.
  • When introducing the etching agent, gas flow rate, temperature, and the like are set so that the TFT layer 103 is not etched. The C1F3 used in this embodiment can remove selectively the release layer 102 since it has a characteristic of etching selectively silicon. In order not to be etched the TFT layer 103, an insulating film including oxygen or nitrogen is preferably used as the base insulating film. Since the difference in a reaction rate, that is, selective ratio, between the release layer and the base insulating film is large; the release layer 102 can be removed readily while protecting the thin film integrated circuits. In this embodiment, the reaction of the TFT layer with the etching agent can be prevented by silicon oxynitride or the like provided above and below the TFT layer 103, and the exposed side surface of the interlayer insulating film, the gate insulating film, the wiring, and the like.
  • A process after removing the release layer 102 is explained with reference to FIGS. 3A to 4C. As illustrated in FIG. 3A, the release layer 102 is removed. Then, as illustrated in FIG. 3B, a means provided with an adhesion surface 140 for fixating the thin film integrated circuits 101 is pasted. As a means for providing the adhesion surface, silicon rubber, perfluoroelastomer, Fluon Aflas, Teflon rubber, and the like can be used. Especially, the perfluoroelastomer and the Fluon Aflas have high heat resistance and high chemical resistance, and so they are preferably used.
  • Thereafter, as illustrated in FIG. 3C, the insulating substrate 100 is separated (also referred to as divorced). In this instance, the adhesive strength of the means provided with an adhesion surface 140 is set to be higher than that of the region 104 that is not provided with the release layer. Note that the region 104 that is not provided with the release layer is directly formed over the insulating substrate 100 to have strong adhesive force, and so the region 104 that is not provided with the release layer may be remained over the insulating substrate 100. That is, the adhesive strength of the region 104 that is not provided with the release layer can be set so as to resist the separation of the insulating substrate 100. The thin film integrated circuits are connected to each other by the connection region 106.
  • The separated insulating substrate 100 can be reused. As a result, the cost of the thin film integrated circuits can be reduced. In the case of reusing the insulating substrate 100, it is desired to control the insulating substrate 100 so as not to be damaged by dicing, scribing, or the like. However, despite of being damaged, organic resin or inorganic film formed by coating or droplet discharging to be planarized can be used. The droplet discharging is a method of discharging (squirting) droplets (also referred to as dots) of a composition mixed with a material for a conductive film or insulating film. The method is also referred to as an ink jetting method depending on its system. The insulating substrate 100 can be polished to remove the groove 105 and to perform a planarizing process.
  • As illustrated in FIG. 4A, the thin film integrated circuits can be pasted onto another substratum 142 with an adhesive 142. Another substratum 142 is preferably a flexible substrate. As the flexible substrate, a substrate made from plastic as typified is by poly ethylene telephtharate (PET), poly ethylene naphtharate (PEN), or poly ether sulfone (PES); or synthetic resin having flexibility such as acrylic can be used.
  • As the adhesive 141, an adhesive such as heat curing resin, ultraviolet curing resin, epoxy resin adhesive, or resin additive; a two-sided tape; or the like can be used.
  • Moving to the flexible substrate can improve the flexibility and the breaking strength of the thin film integrated circuit. Compared to the thin film integrated circuit formed over the insulating substrate 100, the thin film integrated circuit over the flexible substrate can be formed to have lightweight, a thin thickness, and high flexibility.
  • Another substrate 142 can be the surface of good on which the thin film integrated circuits are mounted. That is, the thin film integrated circuits can be mounted on the good by removing the insulating substrate 100. Therefore, the thin film integrated circuits can be reduced its thickness, and the good mounted with the thin film integrated circuits can be reduced its thickness and weight.
  • As illustrated in FIG. 4B, the means provided with an adhesion surface 140 is removed. Consequently, the adhesive strength of the means provided with an adhesion surface 140 is set lower than that of the adhesive 141.
  • Lastly, as illustrated in FIG. 4C, the thin film integrated circuit is cut by a dicing, scribing, or laser cutting method. For instance, the thin film integrated circuits can be cut by utilizing laser absorbed in another substratum 142. As the laser, CO2 to laser can be used.
  • Further, organic resin such as epoxy resin may be filled to the periphery of the side of the thin film integrated circuits. Accordingly, the thin film integrated circuits can be protected from the outside and becomes in a form capable of being easily portable.
  • The thin film integrated circuits can be cut into 5 mm square (25 mm2) or less, preferably, 0.3 mm square (0.09 mm2) to 4 mm square (16 mm2).
  • In the case of forming a thin film integrated circuit over such the insulating substrate 100, there is no limitation on a mother substrate shape, which is different from an IC chip taken from a circular silicon wafer. Therefore, mass production of thin film integrated circuits is possible. Moreover, the cost can be reduced since the insulating substrate 100 can be reused.
  • Different from an IC chip formed by a silicon wafer, the thin film integrated circuit according to the present invention has characteristics that a semiconductor film having a thickness of, typically, 40 to 170 nm, preferably, 50 to 150 nm as an active region, and is formed to have an extreme thin thickness. As a result, in the case of being mounted on a good, it is difficult to identify whether the thin film integrated circuit exists in the good, which leads to prevent alteration.
  • Such the thin film integrated circuit can be moved to a flexible substrate, and so it is hardly broken compared to an IC chip formed by a silicon wafer. Therefore, strength of the thin film integrated circuit can be improved.
  • Since the thin film integrated circuit according to the present invention has not a silicon wafer, it can receive high sensitive signals without worry of electronic wave absorption, which is different from an IC chip formed by a silicon wafer.
  • Since the thin film integrated circuit according to the present invention has not a silicon wafer, it can be transparent to light. As a result, the thin film integrated circuit does not detract from the design of a good even if it is mounted on a print surface of the good.
  • The thin film integrated circuit according to the present invention can obtain electric power or signals from an antenna. The antenna can be formed on the thin film integrated circuit. Further, an antenna provided separately to a substrate can be pasted onto the thin film integrated circuit. As used herein, the term of “paste” refers to fix by a material having an adhesion property in addition to bond with an adhesive.
  • In detail, a chip having a thin film integrated circuit, that is, an IDF chip, has various kinds such as a non-contact IDF chip (also referred to as a wireless tag), a contact IDF chip forming a terminal for connecting to an external power source without antenna, and a hybrid IDF chip that is a mixture of the non-contact type and the contact type. The thin film integrated circuit explained in this embodiment can be applied to any one of the non-contact IDF chip, the contact IDF chip, and the hybrid IDF chip.
  • That is, the method for manufacturing a thin film integrated circuit has an effect of preventing any of the non-contact IDF chip, the contact IDF chip, and the hybrid IDF chip from being dispersed.
  • To form the thin film integrated circuit over the insulating substrate 100, there is no limitation on a mother substrate shape, which is different from an IC chip formed by a circular silicon wafer. Therefore, mass productivity of the thin film integrated circuit is improved, and mass production of the thin film integrated circuit can be realized. As a result, the cost of the thin film integrated circuit can be reduced. The unit price of the thin film integrated circuit is extremely low, and so the thin film integrated circuit can make remarkably large profits.
  • The number and the like of thin film integrated circuit that is taken from a silicon wafer having a diameter of 12 inches is compared to that taken from a glass substrate of 7300×9200 mm2. The area of the silicon wafer is approximately 73000 mm2, whereas the area of the glass substrate is 672000 mm2. The glass substrate is approximately 9.2 times large as the silicon wafer. When setting aside the area consumed by cutting the substrate, approximately 672000 pieces of thin film integrated circuits of 1 mm square can be taken from the glass substrate by arithmetic. The number of pieces is approximately 92 times large as that of the silicon wafer. The business investment for mass production of the thin film integrated circuit of the case of using the glass substrate of 7300×9200 mm2 can be one-third of the case of using the silicon wafer having a diameter of 12 inches, since the number of manufacturing processes of the case of using the glass substrate is smaller than that of the case of using the silicon wafer.
  • Embodiment 2
  • In this embodiment, an example of a manufacturing device of the thin film integrated circuit explained in Embodiment 1 is explained.
  • FIG. 6 illustrates a delivery carrier 201, a delivery elevator 202, a belt conveyor 203, a transportation roll 204, a film delivery roll 205, a discharge carrier 206, a discharge elevator 207, rollers 208 a, 208 b, 208 c, and 208 d, an operation evaluation device 209, a film delivery roll 210, an alignment device 211, and a take-up roll 212. A thing provided with an adhesion surface with respect to an upper surface of the thin film integrated circuit, that is, so-called tape, is delivered from the film delivery roll 205.
  • As illustrated in FIGS. 2A-C, a thin film integrated circuit in which a release layer 102 is removed is arranged over the belt conveyor 203 by transporting from the delivery carrier 201. Then, the thin film integrated circuit connected by a connection region 106 is transposed to the transportation roller 204 that corresponds to a support substrate having the adhesion surface (the transportation roller 204 also corresponds to the means provided with an adhesion surface for fixating the thin film integrated circuits, the means for pressing the integrated circuit, and the means for fixating a thin film integrated circuit). The transportation roller 204 can be formed by silicon resin or fluoride resin. Specifically, silicon rubber, perfluoroelastomer, Fluon Aflas, Teflon rubber, and the like can be used. Especially, the perfluoroelastomer and the Fluon Aflas have high heat resistance and high chemical resistance, and so they are preferably used.
  • In order to set the adhesion strength of the delivery roller 204 higher than that between the substrate 100 and a region 104 that is not provided with the release layer 102, only the thin film integrated circuit is transposed and an insulating substrate 100 is moved by the belt conveyor 203. Note that at least part of the region 104 that is not provided with the release layer 102 can be remained over the insulating substrate 100 since it is directly formed on the insulating substrate. That is, the adhesion strength of the region 104 that is not provided with the release layer 102 may be set so as to resist the separation of the insulating substrate 100.
  • The insulating substrate 100 can be collected to reuse. That is, the processes illustrated in FIGS. 3B, 3C, 4A, and 4B can be efficiently performed by the delivery roller 204.
  • Thereafter, a film provided with an adhesion surface, for example, a Scotch tape, a Tackwell tape (extreme thin single-faced tape), a Double Tack tape (extreme thin double-faced tape), each of which is adhered to an extreme thin film, or the like is delivered from the film delivery roll 205. These films have preferably resistance to an etching gas and high heat resistance. Then, the film provided with an adhesion surface can be adhered to the transported thin film integrated circuit by the roller 208 a. As the film provided with an adhesion surface, a film having strong adhesion strength such as a hot melt film can be used.
  • An antenna may be provided to the film provided with an adhesion surface. In this instance, an alignment device is preferably provided to the vicinity of the roller 208 a. In the case that the distances of the antenna and the thin film integrated circuit are different from each other, the antenna may be provided to an extensible film to be pasted onto the thin film integrated circuit while pulling the film.
  • The thin film integrated circuit pasted with the film passes anterior to the operation evaluation device 209 by the roller 208 b or the like. At this moment, the operation of the thin film transistor can be confirmed. For instance, when the thin film integrated circuit is transported, a predetermined signal is recorded by using a reader/writer as the operation evaluation device, and the operation can be confirmed from the fact whether the thin film integrated circuit returns the signal or not.
  • Since approximately 672000 pieces of ID tags of 1 mm square can be manufactured in the case of forming the thin film integrated circuit by using a glass substrate of 7300×9200 mm2, the confirmation of operation is carried out for randomly selected thin film integrated circuits.
  • Thereafter, a film serving as a protective film (protective film), for example, a film for being laminated, a Scotch tape, a Tackwell tape (extreme thin single-faced tape), a Double Tack tape (extreme thin double-faced tape), each of which is adhered to an extreme thin film, or the like is delivered from the film delivery roll 210. These films have preferably resistance to an etching gas and high heat resistance. The alignment of adhering is controlled by the alignment device 211, for example, a CCD camera, the protective film is adhered to the thin film integrated circuit.
  • Lastly, the completed thin film integrated circuit is taken up by the taken-up roll 212.
  • Thereafter, the thin film integrated circuit is cut when it is mounted on a good as illustrated in FIG-4C. Accordingly, the thin film integrated circuit in the state of being taken up by the taken-up roll 212 can be transported or traded. As a result, extreme fine thin film integrated circuits of 5 mm square (25 mm2) or less, preferably, 0.3 mm square (0.09 mm2) to 4 mm square (16 mm2) can be readily manufactured, transported, or traded without being dispersed.
  • Embodiment 3
  • In this embodiment, a method for manufacturing a thin film integrated circuit by using a means for pressing the thin film integrated circuit as a means for fixation is explained. Like structure such as the thin film integrated circuit as in Embodiment 1 is not further described in this embodiment, but another structure is explained.
  • As illustrated in FIG. 7A, a plurality of thin film integrated circuits 101 is formed by sequentially forming a release layer 102 and a TFT layer 103 having a semiconductor film as an active region over an insulating substrate 100 as is the case with Embodiment 1. FIG. 7B is a cross-sectional view of FIG. 7A taken along line of a-b, whereas FIG. 7C is a cross-sectional view of FIG. 7A taken along line of c-d.
  • Different from Embodiment 1, a region that is not provided with the release layer 102 may not be provided. That is, the release layer 102 is formed over the entire surface of the insulating substrate 100. Therefore, a connecting region 106 can occupy a large area.
  • After forming the TFT layer 103, a groove 105 is formed as is the case with Embodiment 1.
  • Thereafter, a means for pressing the thin film integrated circuit 150 is pasted. As used herein, the term “paste” refers to fix by an adhesion property in addition to bond with an adhesive. The means for pressing the thin film integrated circuit can be formed by silicon resin or fluoride resin. Specifically, silicon rubber, perfluoroelastomer, Fluon Aflas, Teflon rubber, and the like can be used. Especially, the perfluoroelastomer and the Fluon Aflas have high heat resistance and high chemical resistance, and so they are preferably used.
  • An opening portion 151 is provided to the means for pressing the thin film integrated circuit 150. The opening portion 151 may be a circular shape, a rectangular shape, or the like, which is not limited to that illustrated in FIG. 7. The opening portion 151 is formed to overlap with the groove 105. Note that the shape, size, or number of the opening portion 151 may not be the same as that of the groove 105. Thus, the shape, size, or number of the opening portion 151 may be set so that an etching agent for removing the release layer 102 can be introduced. Further, the opening portion 151 and the groove 105 can be simultaneously formed.
  • Thereafter, an etching agent 115 is introduced to the opening portion 151 and the groove 105 in the state of pasting the means for pressing the thin film integrated circuit to remove the release layer. As the etching agent, an agent that does not react to the means for pressing the thin film integrated circuit is used. Specific etching agent, processing time, and the like can be referred to Embodiment 1. Then, the insulating substrate 100 is separated.
  • As noted above, the thin film integrated circuits can be prevented from being dispersed by the means for pressing the thin film integrated circuit 150.
  • Thereafter, as illustrated in FIGS. 8A to 8C, the thin film integrated circuit can be pasted onto another substratum 142 by using an adhesive 141. FIG. 8B is a cross-sectional view of FIG. 8A taken along line of a-b, whereas FIG. 8C is a cross-sectional view taken along line of c-d. Then, the means for pressing the thin film integrated circuit 150 is removed. Therefore, the adhesion strength of the means for pressing the thin film integrated circuit 150 is set lower than that of the adhesive 141.
  • As illustrated in FIGS. 9A to 9C, the thin film integrated circuit is divided by a dicing, scribing, or laser cutting method. FIG. 9B is a cross-sectional view of FIG. 9A taken along line of a-b, whereas FIG. 9C is a cross-sectional view of FIG. 9A taken along line of c-d.
  • Organic resin such as epoxy resin may be filled to the periphery of the side of the thin film integrated circuits. Accordingly, the thin film integrated circuits can be protected from the outside and becomes in a form capable of being easily portable.
  • The thin film integrated circuits can be cut into 5 mm square (25 mm2) or less, preferably, 0.3 mm square (0.09 mm2) to 4 mm square (16 mm2).
  • In the case of forming a thin film integrated circuit over such the insulating substrate 100, there is no limitation on a mother substrate shape that is different from an IC chip taken from a circular silicon wafer. Therefore, mass production of thin film integrated circuits is possible. Moreover, the cost can be reduced since the insulating substrate 100 can be reused.
  • Different from an IC chip formed by a silicon wafer, the thin film integrated circuit according to the present invention has characteristics that the thin film integrated circuit has a semiconductor film with a thickness of, typically, 40 to 170 nm, preferably, 50 to 150 nm as an active region, and is formed to have an extreme thin thickness. As a result, it is difficult to identify whether the thin film integrated circuit exists in the case of being mounted on a good, which leads to prevent alteration.
  • In the case of improving the strength of such the low-profile thin film integrated circuit, the thin film integrated circuit can be shifted to a flexible substrate. Accordingly, the thin film integrated circuit has a characteristic of being hardly broken compared to an IC chip formed by a silicon wafer.
  • Since the thin film integrated circuit according to the present invention has not a silicon wafer, it can receive sensitive signals without worry of electronic wave absorption compared to an IC chip formed by a silicon wafer.
  • Since the thin film integrated circuit according to the present invention has not a silicon wafer, it can be transparent to light. As a result, the thin film integrated circuit does not detract from the design of a good even if it is mounted on a print surface of the good.
  • The thin film integrated circuit according to the present invention can obtain electric power or signals from an antenna. The antenna can be formed on the thin film integrated circuit. Further, an antenna provided separately to a substrate can be pasted onto the thin film integrated circuit. As used herein, the term “paste” refers to fix by an adhesion property in addition to bond with an adhesive.
  • That is, the method for manufacturing a thin film integrated circuit can prevent any one of the non-contact IDF chip, the contact IDF chip, and the hybrid IDF chip from being dispersed.
  • Embodiment 4
  • In this embodiment, a manufacturing device of the thin film integrated circuit explained in Embodiment 3 is explained.
  • FIGS. 13A to 13E illustrate a delivery carrier 401, a substrate carrying arm 400, a jig 403, an etching agent introducing chamber 405, an etching agent inlet 406, an etching outlet 407, a jig carrying arm 408, a belt conveyor 410, a film delivery roll 411, a taken-up roll 412, a film delivery roll 413, and an alignment device 414.
  • As illustrated in FIG. 13A, the thin film integrated circuit before removing a release layer 102 is transported from the delivery carrier 401 by using a delivery elevator 402. At this time, the thin film integrated circuits can be transported without being dispersed by the release layer 102.
  • As illustrated in FIG. 13B, the thin film integrated circuit formed over an insulating substrate 100 is held between the substrate carrying arm 400 to be lifted, and placed in the etching agent introducing chamber 405. Alternatively, the thin film integrated circuit formed over an insulating substrate 100 is scooped up and placed in the lower part of the chamber 405. It is not limited to use the substrate carrying arm 400. Any means that can place the thin film integrated circuit formed over an insulating substrate 100 in the chamber 405 can be used.
  • At this time, a jig 403 is placed in the chamber 405. The jig is preferably placed in such a way that the side of the jig is sandwiched since the jig is removable. The jig 403 can be formed by silicon resin or fluoride resin. Specifically, silicon rubber, perfluoroelastomer, Fluon Aflas, Teflon rubber, and the like can be used. An opening portion (corresponding to reference numeral 151) is provided along the region between the thin film integrated circuits, that is, the groove 105. As illustrated in FIG. 13D, the jig 403 is pressed at the thin film integrated circuit when the chamber 405 is closed. The jig 403 serves as a means for pressing the thin film integrated circuit.
  • In this state, an etching agent is introduced from the etching agent inlet 406 and exhausted from the etching agent outlet 407. The etching agent passes through the opening portion provided to a means for pressing the thin film integrated circuit located above the chamber 405, and removes the release layer 102 to separate the insulating substrate 100. The separated insulating substrate can be reused. At this time, the insulating substrate 100 remained in the chamber 405 may be taken out by the jig or the like. As noted above, the process illustrated in FIG. 7 is efficiently performed.
  • After removing the release layer 102, as illustrated in FIG. 13E, the thin film integrated circuit is adhered to the jig carrying arm 408 and the jig 403 to be moved. As the jig 403, for example, silicon rubber can be used. The thin film integrated circuits can be prevented from being dispersed by the jig 403.
  • Thereafter, the thin film integrated circuit is transported to a film provide with an adhesion surface, for example, a Scotch tape, a Tackwell tape (extreme thin single-faced tape), a Double Tack tape (extreme thin double-faced tape), each of which is adhered to an extreme thin film and sent from the film delivery roll 411, or the like. Therefore, the adhesion strength of the jig 403 is set lower than that of the film provide with an adhesion surface.
  • An antenna may be provided to the film provided with an adhesion surface. In the case that the distances of the antenna and the thin film integrated circuit are different from each other, the antenna may be provided to an extensible film and pasted onto the thin film integrated circuit while pulling the film.
  • As noted above, the process illustrated in FIGS. 8A to 8C is efficiently performed.
  • Thereafter, a film serving as a protective film (protective film), for example, a Scotch tape, a Tackwell tape (extreme thin single-faced tape), a Double Tack tape (extreme thin double-faced tape), each of which is adhered to an extreme thin film, or the like is delivered from the film delivery roll 413. These films have preferably resistance to an etching gas and high heat resistance. The alignment of adhering is controlled by the alignment device 414, for example, a CCD camera, and the protective film is adhered to the thin film integrated circuit.
  • Lastly, the completed thin film integrated circuit is taken up by the taken-up roll 412.
  • Thereafter, the thin film integrated circuit is cut when it is mounted on a good as illustrated in FIGS. 9A to 9C. Accordingly, the thin film integrated circuit in the state of being taken up by the taken-up roll 412 can be transported or traded. As a result, extreme fine thin film integrated circuits of 5 mm square (25 mm2) or less, preferably, 0.3 mm square (0.09 mm2) to 4 mm square (16 mm2) can be readily manufactured, transported, or traded without being dispersed.
  • An operation evaluation device 209 may be mounted to the manufacturing device explained in this embodiment.
  • Embodiment 5
  • In this embodiment, a method for manufacturing a thin film integrated circuit that combines the method for providing a region that is not provided with a release layer (the method for partially forming the release layer) explained in Embodiment 1 and a means for pressing a thin film integrated circuit explained in Embodiment 3 is explained.
  • As illustrated in FIG. 10, a means for pressing the thin film integrated circuit 150 provided with an opening portion 151 is pasted onto a thin film integrated circuit 101 provided with a region 104 that is not provided with the release layer 102 and a connecting region 106.
  • Thereafter, as illustrated in FIGS. 11A and 11B, an etching agent 115 is introduced to the opening portion 151 and the groove 105 to remove the release layer 102. FIG. 11A is a cross-sectional view of FIG. 10 taken along line of a-b, whereas FIG. 11B is a cross-sectional view of FIG. 10 taken along line of c-d.
  • Then, an insulating substrate 100 is separated in the state that the thin film integrated circuit is not dispersed by the means for pressing the thin film integrated circuit 150. Therefore, the adhesion strength of the adhesive for pasting the means for pressing the thin film integrated circuit 150 is set so as to resist the separation of the insulating substrate 100.
  • As illustrated in FIGS. 12A to 12C, the thin film integrated circuit is pasted onto another substratum 142 by using adhesive 141. FIG. 12B is a cross-sectional view of FIG. 12A taken along line of a-b, whereas FIG. 12C is a cross-sectional view of FIG. 12A taken along line of c-d.
  • Thereafter, the means for pressing the thin film integrated circuit 150 is removed. The adhesion strength of the means for pressing the thin film integrated circuit 150 is set lower than that of the adhesive 141.
  • Then, the thin film integrated circuit 101 is cut by a dicing, scribing, or laser cutting method.
  • Organic resin such as epoxy resin may be filled to the periphery of the side of the thin film integrated circuits. Accordingly, the thin film integrated circuits can be protected from the outside and becomes in a form capable of being easily portable.
  • The thin film integrated circuits can be cut into 5 mm square (25 mm2) or less, preferably, 0.3 mm square (0.09 mm2) to 4 mm square (16 mm2).
  • As noted above, Embodiments 1 to 3 can be freely combined with each other.
  • Embodiment 6
  • A method for manufacturing an antenna is explained in this embodiment.
  • Firstly, the case that an antenna is provided to a substrate for an antenna (antenna substrate) is explained.
  • As illustrated in FIG. 22, an antenna 502 is formed over an antenna substrate 501. As the antenna substrate 501, a glass substrate such as a barium borosilicate glass or a alumino-borosilicate glass, quartz substrate, or a substrate having flexibility made from acrylic or plastic such as poly ethylene terephthalate (PET), poly ethylene naphthalate (PEN), poly ether sulfone (PES) is preferably used. Since the antenna substrate is preferably thin, a substrate in a film form is preferably used. The case that an antenna coiled in a rectangular shape is formed over the antenna substrate with reference to FIG. 22; however, the shape or length of the antenna is not limited thereto. For example, the antenna may be in a circular or linear shape. Further, the length of the antenna can be selected by communication frequency.
  • The antenna can be formed by any one of a printing method, a sputtering method, a droplet discharging method, a plating method, a photolithography method, and a vapor deposition method using a metal mask; or a method that combines the foregoing methods. By using the method that combines the foregoing methods, a laminated antenna can be formed by forming a first antenna by the photolithography method or a vapor deposition method and a second antenna by the plating method (electroless plating or electric plating) to cover the first antenna. In the case that the antenna is formed by the droplet method or the printing, the number of manufacturing processes can be reduced since the patterning of a conductive film is not required.
  • As a material for the antenna, a conductive material such as Ag (silver), Al (aluminum), Au (gold), Cu (copper), Pt (platinum) can be used. In the case that there is fear that any of the foregoing materials has high wiring resistance, the wiring resistance can be reduced by increasing the thickness of the antenna. When an antenna formation area is large, the wiring resistance can be reduced by increasing the width of the antenna. As mentioned above, the wiring resistance may be reduced by forming a laminated antenna and covering the antenna by a material with low resistance. On the other hand, in the case that a conductive material having fear of dispersion despite of having low resistance such as Cu is used, an insulating film is preferably formed to cover the surface to be provided with the antenna and/or the periphery of the Cu.
  • By a droplet discharging method, the antenna can be formed by dropping Ag mixed into tetradecane as solvent from a nozzle. In this instance, a base film made from titanium oxide (TiOx) may be formed over the antenna substrate to improve adhesiveness of the Ag.
  • A connecting terminal 503 is preferably provided to the antenna. The antenna can be easily connected to a thin film integrated circuit by the connecting terminal 503. The connecting terminal is not always required to be provided and is not limited to the shape or the arrangement illustrated in FIG. 22.
  • The flatness of the antenna may be improved by applying pressure to the antenna. As a result, the antenna can be reduced its thickness. In addition to applying pressure, heat can be applied to the antenna. Moreover, a pressuring process and a heating process can be simultaneously carried out. In the case that the antenna is formed by a droplet discharging and a heating process is required to remove solvent, a pressuring process and a heating process are preferably simultaneously carried out.
  • A groove is provided to the antenna substrate, and the antenna can be formed in the groove. Since the antenna can be formed in the groove, the antenna substrate and the antenna can be reduced their thicknesses.
  • The antenna can be formed over both sides of the antenna substrate. In this instance, the antenna may be formed over the both sides of the antenna substrate in accordance with the same procedure as mentioned above. As a result, since the length of the antenna can be made longer, communication distance can be extended and communication sensitivity can be improved.
  • The antenna substrate formed in accordance with the foregoing can be delivered from the film delivery roll 205 illustrated in FIG. 6 or the film delivery roll 411 as illustrated in FIG. 13.
  • The case that the antenna is formed to be integrated with a thin film integrated circuit is explained with reference to FIG. 23. As is the case with the above Embodiments, a TFT layer 103 having a wiring 130 is formed over an insulating substrate 100. Then, an insulating film 505 is formed to cover the wiring 130. The insulating film 505 is formed by a single layered or laminated layered insulating film including oxygen or nitrogen, for example, a silicon oxide (SiOx) film, a silicon nitride (SiNx) film, a silicon oxynitride (SiOxNy) film, a silicon nitride oxide (SiNxOy) film, (x>y)(x, y=1, 2 . . . ), or the like. In the case of using a conductive material that has fear of being dispersed such as Cu as an antenna material, the antenna is preferably formed to have at least an insulating film containing nitrogen. Since most goods mounted with a thin film integrated circuit are touched by hands, the insulating film 505 is preferably formed to have at least an insulating film containing nitrogen.
  • Thereafter, the antenna 502 is formed. For information on a material of the antenna and a means for manufacturing the antenna, refer to explanation with reference to FIG. 22.
  • An opening portion is provided to the insulating film 505 to connect the wiring 130 and the antenna 502. At this time, the opening portion may be formed to be located below the connecting terminal 503.
  • The case that the antenna is formed over the insulating film 505 is explained. However, the antenna 502 and the wiring 130 can be formed by one layer.
  • By mounting the antenna formed in this way, a non-contact IDF chip and a hybrid IDF chip can be formed.
  • Embodiment 7
  • In this embodiment, a good mounted with a thin film integrated circuit is explained.
  • In order to maintain security, the case that a chip having a thin film integrated circuit is mounted to various kinds of goods is explained. To maintain security can be thought as the prevention of theft and counterfeit.
  • As an example of the prevention of theft, the case that a non-contact IDF chip is mounted to a bag is explained. As illustrated in FIG. 16A, a non-contact IDF chip 300 is mounted to a bag 301. For instance, the IDF chip can be mounted to a part of the bottom or the side of the bag or the like. Since the non-contact IDF chip is extremely thin and small, it can be mounted to the bag without detraction from the design of the bag. In addition, since the non-contact IDF is translucent, a thief can hardly identify whether the non-contact IDF chip 300 is mounted or not to the bag. Therefore, the fear of removing the non-contact IDF chip 300 from the bag by the thief is reduced.
  • In the case that the bag 301 mounted with the non-contact IDF chip 300 is stolen, information on the actual location of the bag can be obtained by using a GPS (Global Positioning System) as illustrated in FIG. 16B. The GPS is a system that catches a signal sent from a satellite 302, and finds the difference in time, then, positions based on the difference in time. Information from the satellite can be to received by an electronic device such as a cellular phone 303, and the information on the actual location of the bag can be displayed on the cellular phone 303.
  • In addition to a stolen article, information on actual location of a left property and a lost property can be obtained by the GPS.
  • In addition to the bag, a vehicle such as a car or bicycle, a watch, or accessories can be mounted with the IDF chip.
  • As an example of the prevention of counterfeit, the case that an IDF chip is mounted to a passport, driver's license, or the like is explained.
  • FIG. 17A illustrates a passport 311 mounted with the IDF chip 300. In FIG. 17A, the IDF chip 300 is mounted on the cover of the passport; however, the IDF chip 300 can also be mounted to another page. Further, the IDF chip 300 can be mounted to the cover since it is translucent. The IDF chip can be mounted to the inside of the cover by sandwiching between materials such as a cover.
  • FIG. 17B illustrated a driver's license 312 mounted with the IDF chip 300. In FIG. 17B, the IDF chip 300 is mounted to the inside of the driver's license. Further, the IDF chip 300 can be mounted to the print surface of the driver's license since it is translucent. For example, the IDF chip can be mounted to the print surface of the driver's license and covered by a laminate film. Alternatively, the IDF chip can be sandwiched between a material for forming the driver's license to be mounted to the inside of the driver's license.
  • By mounting the IDF chip to the foregoing goods, counterfeit can be prevented. Further, counterfeit can also be prevented by mounting the IDF chip to the foregoing bag. In addition, since the IDF chip is extremely thin and small is used, it does not detract from the design of a passport, a driver's license, or the like. Moreover, the IDF chip can be mounted to the surface since it is translucent.
  • By using the IDF chip, a passport, a driver's license, or the like can be readily controlled. Since information can be stored in the IDF chip without writing the information directly in the passport, the driver's license, or the like; privacy can be protected.
  • Since the IDF chip is extremely thin and small and has flexibility, it can be mounted to a good in a sheet shape. For example, the case that the IDF chip is mounted to paper money as the good in a sheet shape.
  • As illustrated in FIG. 18, the non-contact IDF chip 300 is mounted to paper money 313. FIG. 18 illustrates that the IDF chip is mounted to the inside of the paper money; however, it can be exposed to the surface of the paper money.
  • The paper money can be printed by using ink containing the IDF chip. Further, the IDF chips can be dispersed into the mixture of chemicals and a material for the paper money to form paper money mounted with a plurality of the IDF chips. Since the IDF chip can be manufactured at low costs, the cost of the paper money is not increased despite of mounting a plurality of the IDF chips to the paper money.
  • In addition to the paper money, securities, for example, a stock certificate, a check, or coin can be mounted with the IDF chip.
  • The bending stress of the IDF chip is considered since such the sheet-like good is often bended.
  • For instance, the state that paper money mounted with the IDF chip is bended in a long axis direction is used for giving explanation. Generally, a sheet-like good tends to bend or is easily bended in a long axis, and so the case that the good is bended in a long axis is used. In the state of bending, a source region, a channel region, and a drain region of a thin film transistor included in the IDF chip 300 are preferably arranged so that the bending direction is perpendicular to the moving direction of carriers. That is, the source region, the channel formation region, and the drain region of the thin film transistor are arranged to be perpendicular to the bending direction. As a result, destruction and peeling due to the bending stress of the thin film transistor can be prevented.
  • In the case of that a crystalline semiconductor film using laser irradiation is used as illustrated in FIG. 14, laser scanning direction (X axis direction) is preferably perpendicular to the bending direction.
  • By bending the IDF chip in such the direction, the IDF chip, especially, the thin film transistor is not destroyed, and crystal grain boundary located in the moving direction of carriers can be reduced as much as possible. As a result, an electric property of a thin film transistor, especially, mobility of the thin film transistor can be improved.
  • By setting the proportion of the area occupied by the patterned semiconductor film in the thin film integrated circuit 1 to 30%, destruction and peeling due to the bending stress of the thin film transistor can be prevented.
  • Then, the case that the IDF chip is mounted to products such as foods to conduct safe control is explained.
  • FIG. 19 illustrates a label 320 mounted with the non-contact IDF chip 300, and a meet pack 321 pasted with the label 320. The IDF chip 300 may be mounted to the surface of the label or the inside of the label. In the case of fresh foods such as vegetables, the IDF chip can be mounted to a plastic food wrap covering the fresh foods.
  • In the case of mounting the IDF chip to the label, the size of an antenna can be increased. As the increase of the antenna size, the communication distance to a reader can be extended and communication sensitivity can be improved.
  • Basic information such as a production area, a producer, a processing date, an expiration date, and the like; further, application information such as a recipe using the product can be recorded to the IDF chip. Such the basic information may be recorded by an unwritable memory such as a mask ROM since it is not required to be rewritten. Further, the application information may be recorded by a rewritable and erasable memory such as an EEROM.
  • To conduct the security control of foods, it is important to know the state of animals or plants before processing. Therefore, the IDF chip may be embedded in the animals or plants to obtain information on the animals or plants by a reader. Information on the animals or plants is a breeding area, a feed, a breeder, presence or absence of infection, and the like.
  • If the price of the product is recorded in the IDF chip, a product can be further readily and briefly paid compared to the method of using the conventional bar code. For instance, a plurality of products mounted with IDF chips can be paid at once. In the case that a plurality of IDF chips is read, an anti-collision function is required to be mounted to a register that has a function of a reader.
  • Depending on the communication distance of the IDF chip, paying of a product may be possible even if the distance between the register and the product is long. Further, the IDF chip is useful to prevent shoplifting.
  • Moreover, the IDF chip can be used in combination with another information medium such as a bar code or a magnetic tape. For instance, basic information that is not required to be rewritten may be recorded to the IDF chip, whereas information that is required to be updated such as a discount price or a bargain price may be recorded on the bar code.
  • Mounting IDF chip can increase information that can be provided to consumer. Accordingly, consumer can purchase products without anxiety.
  • To control logistics, the case that the non-contact IDF chip is mounted to a product such as a beer bottle is explained. As illustrated in FIG. 20A, an IDF chip 300 is mounted to a beer bottle 326. For instance, the IDF chip 300 can be mounted by using the label 325. In the case of mounting the IDF chip 300 to the label, the size of an antenna can be increased. As a result, communication distance can be extended, and communication sensitivity can be improved.
  • The IDF chip records basic information such as a manufacturing date, a manufacturing area, a using material, and the like. Such the basic information may be recorded by using a memory that is unrewritable such as a mask ROM since the basic information is not required to be rewritten. In addition, the IDF chip records individual information such as a delivery destination, a delivery date, and the like of each beer bottle. For instance, as illustrated in FIG. 20B, each of the delivery destination and the delivery date can be recorded at the time of moving each of the beer bottle along belt conveyor 327 to pass through a writer device 328. Such the individual information may be recorded by a rewritable and erasable memory such as an EEROM.
  • Since each case is delivered, the IDF chip can be mounted to each of the case or each of a plurality of cases to record individual information.
  • A system in which a delivery address or a delivery date is calculated by the writer, a personal computer that controls the writer, or the like to be recorded to the IDF chip when information on purchased products is sent to a logistics control center from a delivery destination via a network may be constructed.
  • A beverage capable of being recorded with a plurality of delivery destinations can reduce the time of inputting by hand, thereby reduced inputting error due to the inputting by hand by means of mounting the IDF chip. In addition, a personnel cost that is the largest cost in a logistics field can be reduced. By mounting the IDF chip, logistics control can be carried out with few errors at low costs.
  • Application information such as foods to go with beer, a recipe using beer, and the like may be recorded at the delivery destination. As a result, foods and the like can also be advertised to drive buying inclination of a consumer. By mounting the IDF chip in such a way, information that can be provided to a consumer can be increased, and the consumer can purchase products without anxiety.
  • Then, an article of manufacture mounted with the IDF chip and a manufacturing device (manufacturing robot) controlled based on information of the IDF chip for controlling manufacture are explained.
  • At present, there are many cases of manufacturing an original product. In this instance, the original products are manufactured by a production line based on original information of the products. For instance, in the production line of the automobiles that can freely select the painting color of a door, the IDF chip is mounted to a part of an automobile and a painting device is controlled based on information from the IDF chip. Automobiles that are painted depending on wishes of a purchaser can be respectively manufactured. As a result of mounting the IDF chip, it is not required to adjust previously the order of injecting automobiles into a production line and the number of the same colored automobiles. In addition, it is not required to set a program for controlling the order and the number of automobiles and the painting device to be along with the order and the number of automobiles. Therefore, the manufacturing device can be individually operated based on information on IDF chip mounted to an automobile.
  • As noted above, the IDF chip can be used in various places. By information recorded to the IDF chip, specific information on manufacture can be obtained and the manufacturing device can be controlled based on the information.
  • A mode of using an IC card with a contact IDF chip as electronic money is explained. FIG. 21 illustrates that an account is settled by using a credit card 351. The credit card 351 has a contact IDF chip 350). A register 352 and a reader/writer 353 are arranged. Information on the amount of money credited to an account of the credit card 351 is stored in the IDF chip 350. The reader/wrier 353 can read out information on the amount of money with no contact and transmit the information to the register 352. The register 352 settles an account after confirming that the amount of money credited to the account of the credit card 353 is larger than the account to be settled. Then, information on credit card balance is sent to the reader/writer 353. The reader/writer 353 can write the information on the credit card balance into the IDF chip 350.
  • Keys 354 capable of inputting a personal identification number may be added to the reader/writer 353 to control the settlement using the credit cart 351 by a third person without permission.

Claims (18)

1. A method for manufacturing an article comprising:
selectively forming a release layer over a substrate;
forming a plurality of thin film integrated circuits over the release layer;
forming a first opening portion and a second opening portion at a boundary between the thin film integrated circuits adjacent to each other, so that the thin film integrated circuits are connected to each other at a connection region between the first opening portion and the second opening portion;
pasting the plurality of thin film integrated circuits to a first substratum;
removing the release layer so that the plurality of thin film integrated circuits is fixed to the substrate at the connection region;
separating the substrate from the plurality of thin film integrated circuits; and
transporting the plurality of thin film integrated circuits to a second substratum.
2. The method according to claim 1, wherein the first substratum comprises silicon resin or fluorocarbon resin.
3. The method according to claim 1, wherein the first substratum is a roll having silicon resin or fluorocarbon resin thereon.
4. The method according to claim 1, wherein the second substratum is a flexible substrate or a protective film.
5. The method according to claim 1, wherein an antenna is formed over the second substratum.
6. The method according to claim 1, wherein the plurality of thin film integrated circuits comprises a semiconductor film with a thickness of 0.2 μm or less.
7. A method for manufacturing an article comprising:
selectively forming a release layer over a substrate;
forming a plurality of thin film integrated circuits over the release layer;
exposing the release layer by forming a first opening portion and a second opening portion at a boundary between the thin film integrated circuits adjacent to each other, so that the thin film integrated circuits are connected to each other at a connection region between the first opening portion and the second opening portion;
pasting the plurality of thin film integrated circuits to a first substratum having an adhesion surface;
removing the release layer by introducing gas or liquid including halogen fluoride to the first opening portion and the second opening portion so that the plurality of thin film integrated circuits is fixed to the substrate at the connection region;
separating the substrate from the plurality of thin film integrated circuits; and
transporting the plurality of thin film integrated circuits to a second substratum having an adhesion surface with a higher adhesion strength than that of the adhesion surface of the first substratum.
8. The method according to claim 7, wherein the first substratum comprises silicon resin or fluorocarbon resin.
9. The method according to claim 7, wherein the first substratum is a roll having silicon resin or fluorocarbon resin thereon.
10. The method according to claim 7, wherein the second substratum is a flexible substrate or a protective film.
11. The method according to claim 7, wherein an antenna is formed over the second substratum.
12. The method according to claim 7, wherein the plurality of thin film integrated circuits comprises a semiconductor film with a thickness of 0.2 μm or less.
13. A method for manufacturing an article comprising:
selectively forming a release layer over a substrate;
forming a plurality of thin film integrated circuits over the release layer;
exposing the release layer by forming a first opening portion and a second opening portion at a boundary between the thin film integrated circuits adjacent to each other, so that the thin film integrated circuits are connected to each other at a connection region between the first opening portion and the second opening portion;
pasting the plurality of thin film integrated circuits to a first substratum having an adhesion surface;
removing the release layer by introducing gas or liquid including halogen fluoride to the first opening portion and the second opening portion so that the plurality of thin film integrated circuits is fixed to the substrate at the connection region;
separating the substrate from the plurality of thin film integrated circuits; and
transporting the plurality of thin film integrated circuits to a second substratum having an adhesion surface with a higher adhesion strength than that of the adhesion surface of the first substratum,
wherein the substrate comprises a first region on which the release layer is formed and a second region on which the release layer is not formed, and
wherein the plurality of thin film integrated circuits is fixed to the substrate in the second region.
14. The method according to claim 13, wherein the first substratum comprises silicon resin or fluorocarbon resin.
15. The method according to claim 13, wherein the first substratum is a roll having silicon resin or fluorocarbon resin thereon.
16. The method according to claim 13, wherein the second substratum is a flexible substrate or a protective film.
17. The method according to claim 13, wherein an antenna is formed over the second substratum.
18. The method according to claim 13, wherein the plurality of thin film integrated circuits comprises a semiconductor film with a thickness of 0.2 μm or less.
US12/859,878 2004-03-22 2010-08-20 Method for manufacturing integrated circuit Expired - Fee Related US8058152B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/859,878 US8058152B2 (en) 2004-03-22 2010-08-20 Method for manufacturing integrated circuit

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2004083664 2004-03-22
JP2004-083664 2004-03-22
US10/591,700 US7820529B2 (en) 2004-03-22 2005-03-15 Method for manufacturing integrated circuit
PCT/JP2005/005064 WO2005091370A1 (en) 2004-03-22 2005-03-15 Method for manufacturing integrated circuit
US12/859,878 US8058152B2 (en) 2004-03-22 2010-08-20 Method for manufacturing integrated circuit

Related Parent Applications (3)

Application Number Title Priority Date Filing Date
PCT/JP2005/005064 Division WO2005091370A1 (en) 2004-03-22 2005-03-15 Method for manufacturing integrated circuit
US10/591,700 Division US7820529B2 (en) 2004-03-22 2005-03-15 Method for manufacturing integrated circuit
US11/591,700 Division US20070111163A1 (en) 2005-11-02 2006-11-02 Dental implant system

Publications (2)

Publication Number Publication Date
US20100317156A1 true US20100317156A1 (en) 2010-12-16
US8058152B2 US8058152B2 (en) 2011-11-15

Family

ID=34993976

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/591,700 Expired - Fee Related US7820529B2 (en) 2004-03-22 2005-03-15 Method for manufacturing integrated circuit
US12/859,878 Expired - Fee Related US8058152B2 (en) 2004-03-22 2010-08-20 Method for manufacturing integrated circuit

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/591,700 Expired - Fee Related US7820529B2 (en) 2004-03-22 2005-03-15 Method for manufacturing integrated circuit

Country Status (5)

Country Link
US (2) US7820529B2 (en)
KR (1) KR101219748B1 (en)
CN (1) CN1934707B (en)
TW (1) TWI374486B (en)
WO (1) WO2005091370A1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110171813A1 (en) * 2006-09-20 2011-07-14 The Board Of Trustees Of The University Of Illinois Release Strategies for Making Transferable Semiconductor Structures, Devices and Device Components
US8123896B2 (en) 2004-06-02 2012-02-28 Semiconductor Energy Laboratory Co., Ltd. Laminating system
US9765934B2 (en) 2011-05-16 2017-09-19 The Board Of Trustees Of The University Of Illinois Thermally managed LED arrays assembled by printing
TWI650850B (en) * 2013-06-17 2019-02-11 三星顯示器有限公司 Array substrate
US10553619B2 (en) 2013-06-17 2020-02-04 Samsung Display Co., Ltd. Array substrate and organic light-emitting display including the same

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1949433B1 (en) * 2005-11-11 2011-08-03 Koninklijke Philips Electronics N.V. Method of manufacturing a plurality of semiconductor devices and carrier substrate
US7875530B2 (en) 2005-12-02 2011-01-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US7504317B2 (en) 2005-12-02 2009-03-17 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
TWI424499B (en) * 2006-06-30 2014-01-21 Semiconductor Energy Lab Method of manufacturing semiconductor device
US20080216885A1 (en) 2007-03-06 2008-09-11 Sergey Frolov Spectrally adaptive multijunction photovoltaic thin film device and method of producing same
FR2918981B1 (en) * 2007-07-20 2009-09-04 Saint Gobain METHOD FOR SURFACE TEXTURING A GLASS - FUNCTION SUBSTRATE, TEXTURED SURFACE - GLAZED PRODUCT.
US20090211622A1 (en) * 2008-02-21 2009-08-27 Sunlight Photonics Inc. Multi-layered electro-optic devices
US20090215215A1 (en) * 2008-02-21 2009-08-27 Sunlight Photonics Inc. Method and apparatus for manufacturing multi-layered electro-optic devices
US10211353B2 (en) * 2008-04-14 2019-02-19 Sunlight Photonics Inc. Aligned bifacial solar modules
US8426250B2 (en) * 2008-10-22 2013-04-23 Intel Corporation Laser-assisted chemical singulation of a wafer
US20100129984A1 (en) * 2008-11-26 2010-05-27 George Vakanas Wafer singulation in high volume manufacturing
TWI419091B (en) * 2009-02-10 2013-12-11 Ind Tech Res Inst Appratus for a transferrable flexible electronic device and method for fabricating a flexible electronic device
US8877648B2 (en) * 2009-03-26 2014-11-04 Semprius, Inc. Methods of forming printable integrated circuit devices by selective etching to suspend the devices from a handling substrate and devices formed thereby
US8460979B2 (en) * 2009-04-27 2013-06-11 Taiwan Semiconductor Manufacturing Company, Ltd. Method of fabricating a backside illuminated image sensor
US8689437B2 (en) * 2009-06-24 2014-04-08 International Business Machines Corporation Method for forming integrated circuit assembly
KR102181301B1 (en) 2009-07-18 2020-11-20 가부시키가이샤 한도오따이 에네루기 켄큐쇼 Semiconductor device and method for manufacturing semiconductor device
US9142468B2 (en) 2010-08-26 2015-09-22 Semprius, Inc. Structures and methods for testing printable integrated circuits
KR101852190B1 (en) * 2011-06-28 2018-04-25 엘지디스플레이 주식회사 Manufacturing method of flexible display
US11074025B2 (en) 2012-09-03 2021-07-27 Semiconductor Energy Laboratory Co., Ltd. Display device and method for manufacturing the same
KR101960745B1 (en) * 2012-11-14 2019-03-21 엘지디스플레이 주식회사 Method of cutting flexible display device and method of fabricating flexible display device
DE112015000866T5 (en) * 2014-02-19 2016-11-17 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and detachment method
WO2015193435A1 (en) 2014-06-18 2015-12-23 X-Celeprint Limited Systems and methods for controlling release of transferable semiconductor structures
US9929053B2 (en) 2014-06-18 2018-03-27 X-Celeprint Limited Systems and methods for controlling release of transferable semiconductor structures
US10157880B2 (en) 2016-10-03 2018-12-18 X-Celeprint Limited Micro-transfer printing with volatile adhesive layer
US10297502B2 (en) 2016-12-19 2019-05-21 X-Celeprint Limited Isolation structure for micro-transfer-printable devices
US10832935B2 (en) 2017-08-14 2020-11-10 X Display Company Technology Limited Multi-level micro-device tethers
US10505079B2 (en) 2018-05-09 2019-12-10 X-Celeprint Limited Flexible devices and methods using laser lift-off
US10832934B2 (en) 2018-06-14 2020-11-10 X Display Company Technology Limited Multi-layer tethers for micro-transfer printing
US10796971B2 (en) 2018-08-13 2020-10-06 X Display Company Technology Limited Pressure-activated electrical interconnection with additive repair

Citations (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5206749A (en) * 1990-12-31 1993-04-27 Kopin Corporation Liquid crystal display having essentially single crystal transistors pixels and driving circuits
US5757456A (en) * 1995-03-10 1998-05-26 Semiconductor Energy Laboratory Co., Ltd. Display device and method of fabricating involving peeling circuits from one substrate and mounting on other
US5834327A (en) * 1995-03-18 1998-11-10 Semiconductor Energy Laboratory Co., Ltd. Method for producing display device
US6127199A (en) * 1996-11-12 2000-10-03 Seiko Epson Corporation Manufacturing method of active matrix substrate, active matrix substrate and liquid crystal display device
US6468638B2 (en) * 1999-03-16 2002-10-22 Alien Technology Corporation Web process interconnect in electronic assemblies
US20030032210A1 (en) * 2001-07-16 2003-02-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and peeling off method and method of manufacturing semiconductor device
US6521511B1 (en) * 1997-07-03 2003-02-18 Seiko Epson Corporation Thin film device transfer method, thin film device, thin film integrated circuit device, active matrix board, liquid crystal display, and electronic apparatus
US20030170946A1 (en) * 2001-12-28 2003-09-11 Seiko Epson Corporation Semiconductor integrated circuit and method for manufacturing semiconductor integrated circuit
US6627518B1 (en) * 1998-02-27 2003-09-30 Seiko Epson Corporation Method for making three-dimensional device
US6700631B1 (en) * 1998-02-25 2004-03-02 Seiko Epson Corporation Method of separating thin-film device, method of transferring thin-film device, thin-film device, active matrix substrate, and liquid crystal display device
US6814832B2 (en) * 2001-07-24 2004-11-09 Seiko Epson Corporation Method for transferring element, method for producing element, integrated circuit, circuit board, electro-optical device, IC card, and electronic appliance
US6849877B2 (en) * 2001-06-20 2005-02-01 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and method of manufacturing the same
US6873033B2 (en) * 2000-06-21 2005-03-29 Omron Corporation Coin-shaped IC tag and method of manufacturing the same
US6887650B2 (en) * 2001-07-24 2005-05-03 Seiko Epson Corporation Transfer method, method of manufacturing thin film devices, method of manufacturing integrated circuits, circuit board and manufacturing method thereof, electro-optical apparatus and manufacturing method thereof, ic card, and electronic appliance
US20050160839A1 (en) * 2002-06-21 2005-07-28 Rupprecht & Patashnick Company, Inc. Sampling cartridge for gas sampling apparatus
US7045438B2 (en) * 2001-07-27 2006-05-16 Semiconductor Energy Laboratory Co., Ltd. Light emitting device, semiconductor device, and method of fabricating the devices
US7060153B2 (en) * 2000-01-17 2006-06-13 Semiconductor Energy Laboratory Co., Ltd. Display device and method of manufacturing the same
US7091070B2 (en) * 2003-02-28 2006-08-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US7122445B2 (en) * 2002-07-16 2006-10-17 Semiconductor Energy Laboratory Co., Ltd. Peeling method
US7211828B2 (en) * 2001-06-20 2007-05-01 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and electronic apparatus
US7244662B2 (en) * 2001-12-27 2007-07-17 Seiko Epson Corporation Method for manufacturing semiconductor integrated circuit
US7271076B2 (en) * 2003-12-19 2007-09-18 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of thin film integrated circuit device and manufacturing method of non-contact type thin film integrated circuit device
US20080044940A1 (en) * 2004-06-02 2008-02-21 Ryosuke Watanabe Laminating System
US7452786B2 (en) * 2004-06-29 2008-11-18 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing thin film integrated circuit, and element substrate
US7476575B2 (en) * 2004-06-24 2009-01-13 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing thin film integrated circuit
US7534702B2 (en) * 2004-06-29 2009-05-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device
US7566640B2 (en) * 2003-12-15 2009-07-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing thin film integrated circuit device, noncontact thin film integrated circuit device and method for manufacturing the same, and idtag and coin including the noncontact thin film integrated circuit device
US7632721B2 (en) * 2004-02-06 2009-12-15 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing thin film integrated circuit, and element substrate

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5209749A (en) * 1990-05-11 1993-05-11 Applied Urology Inc. Fluoroscopically alignable cutter assembly and method of using the same
JP2950106B2 (en) 1993-07-14 1999-09-20 松下電器産業株式会社 Method for manufacturing optical element package
JP2000020665A (en) 1998-06-30 2000-01-21 Toshiba Corp Semiconductor device
JP2000150379A (en) * 1998-11-09 2000-05-30 Toyota Central Res & Dev Lab Inc Manufacture of stack having crystalline semiconductor layer
TW504779B (en) * 1999-11-18 2002-10-01 Texas Instruments Inc Compliant wirebond pedestal
JP4748859B2 (en) 2000-01-17 2011-08-17 株式会社半導体エネルギー研究所 Method for manufacturing light emitting device
JP4244120B2 (en) 2001-06-20 2009-03-25 株式会社半導体エネルギー研究所 Light emitting device and manufacturing method thereof
JP3956697B2 (en) 2001-12-28 2007-08-08 セイコーエプソン株式会社 Manufacturing method of semiconductor integrated circuit
JP3753421B2 (en) 2002-01-17 2006-03-08 リンテック株式会社 Semiconductor wafer processing method

Patent Citations (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5206749A (en) * 1990-12-31 1993-04-27 Kopin Corporation Liquid crystal display having essentially single crystal transistors pixels and driving circuits
US5757456A (en) * 1995-03-10 1998-05-26 Semiconductor Energy Laboratory Co., Ltd. Display device and method of fabricating involving peeling circuits from one substrate and mounting on other
US5834327A (en) * 1995-03-18 1998-11-10 Semiconductor Energy Laboratory Co., Ltd. Method for producing display device
US6127199A (en) * 1996-11-12 2000-10-03 Seiko Epson Corporation Manufacturing method of active matrix substrate, active matrix substrate and liquid crystal display device
US6521511B1 (en) * 1997-07-03 2003-02-18 Seiko Epson Corporation Thin film device transfer method, thin film device, thin film integrated circuit device, active matrix board, liquid crystal display, and electronic apparatus
US6700631B1 (en) * 1998-02-25 2004-03-02 Seiko Epson Corporation Method of separating thin-film device, method of transferring thin-film device, thin-film device, active matrix substrate, and liquid crystal display device
US6627518B1 (en) * 1998-02-27 2003-09-30 Seiko Epson Corporation Method for making three-dimensional device
US7070851B2 (en) * 1999-03-16 2006-07-04 Alien Technology Corporation Web process interconnect in electronic assemblies
US6468638B2 (en) * 1999-03-16 2002-10-22 Alien Technology Corporation Web process interconnect in electronic assemblies
US7288432B2 (en) * 1999-03-16 2007-10-30 Alien Technology Corporation Electronic devices with small functional elements supported on a carrier
US7862677B2 (en) * 2000-01-17 2011-01-04 Semiconductor Energy Laboratory Co., Ltd. Display device and method of manufacturing the same
US7060153B2 (en) * 2000-01-17 2006-06-13 Semiconductor Energy Laboratory Co., Ltd. Display device and method of manufacturing the same
US6873033B2 (en) * 2000-06-21 2005-03-29 Omron Corporation Coin-shaped IC tag and method of manufacturing the same
US6849877B2 (en) * 2001-06-20 2005-02-01 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and method of manufacturing the same
US7728326B2 (en) * 2001-06-20 2010-06-01 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and electronic apparatus
US7420208B2 (en) * 2001-06-20 2008-09-02 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and method of manufacturing the same
US20100163859A1 (en) * 2001-06-20 2010-07-01 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and electronic apparatus
US7952101B2 (en) * 2001-06-20 2011-05-31 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and method of manufacturing the same
US7211828B2 (en) * 2001-06-20 2007-05-01 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and electronic apparatus
US20030032210A1 (en) * 2001-07-16 2003-02-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and peeling off method and method of manufacturing semiconductor device
US6887650B2 (en) * 2001-07-24 2005-05-03 Seiko Epson Corporation Transfer method, method of manufacturing thin film devices, method of manufacturing integrated circuits, circuit board and manufacturing method thereof, electro-optical apparatus and manufacturing method thereof, ic card, and electronic appliance
US6814832B2 (en) * 2001-07-24 2004-11-09 Seiko Epson Corporation Method for transferring element, method for producing element, integrated circuit, circuit board, electro-optical device, IC card, and electronic appliance
US7045438B2 (en) * 2001-07-27 2006-05-16 Semiconductor Energy Laboratory Co., Ltd. Light emitting device, semiconductor device, and method of fabricating the devices
US7244662B2 (en) * 2001-12-27 2007-07-17 Seiko Epson Corporation Method for manufacturing semiconductor integrated circuit
US20030170946A1 (en) * 2001-12-28 2003-09-11 Seiko Epson Corporation Semiconductor integrated circuit and method for manufacturing semiconductor integrated circuit
US6858518B2 (en) * 2001-12-28 2005-02-22 Seiko Epson Corporation Method for manufacturing semiconductor integrated circuit
US20050160839A1 (en) * 2002-06-21 2005-07-28 Rupprecht & Patashnick Company, Inc. Sampling cartridge for gas sampling apparatus
US7122445B2 (en) * 2002-07-16 2006-10-17 Semiconductor Energy Laboratory Co., Ltd. Peeling method
US7091070B2 (en) * 2003-02-28 2006-08-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacturing the same
US7566640B2 (en) * 2003-12-15 2009-07-28 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing thin film integrated circuit device, noncontact thin film integrated circuit device and method for manufacturing the same, and idtag and coin including the noncontact thin film integrated circuit device
US7465647B2 (en) * 2003-12-19 2008-12-16 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of thin film integrated circuit device and manufacturing method of non-contact type thin film integrated circuit device
US7271076B2 (en) * 2003-12-19 2007-09-18 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of thin film integrated circuit device and manufacturing method of non-contact type thin film integrated circuit device
US7632721B2 (en) * 2004-02-06 2009-12-15 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing thin film integrated circuit, and element substrate
US20080044940A1 (en) * 2004-06-02 2008-02-21 Ryosuke Watanabe Laminating System
US7476575B2 (en) * 2004-06-24 2009-01-13 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing thin film integrated circuit
US7452786B2 (en) * 2004-06-29 2008-11-18 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing thin film integrated circuit, and element substrate
US7534702B2 (en) * 2004-06-29 2009-05-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8123896B2 (en) 2004-06-02 2012-02-28 Semiconductor Energy Laboratory Co., Ltd. Laminating system
US8698156B2 (en) 2004-06-02 2014-04-15 Semiconductor Energy Laboratory Co., Ltd. Laminating system
US9536755B2 (en) 2004-06-02 2017-01-03 Semiconductor Energy Laboratory Co., Ltd. Laminating system
US20110171813A1 (en) * 2006-09-20 2011-07-14 The Board Of Trustees Of The University Of Illinois Release Strategies for Making Transferable Semiconductor Structures, Devices and Device Components
US8895406B2 (en) * 2006-09-20 2014-11-25 The Board Of Trustees Of The University Of Illinois Release strategies for making transferable semiconductor structures, devices and device components
US9349900B2 (en) 2006-09-20 2016-05-24 The Board Of Trustees Of The University Of Illinois Release strategies for making transferable semiconductor structures, devices and device components
US9765934B2 (en) 2011-05-16 2017-09-19 The Board Of Trustees Of The University Of Illinois Thermally managed LED arrays assembled by printing
TWI650850B (en) * 2013-06-17 2019-02-11 三星顯示器有限公司 Array substrate
US10553619B2 (en) 2013-06-17 2020-02-04 Samsung Display Co., Ltd. Array substrate and organic light-emitting display including the same
US11264408B2 (en) 2013-06-17 2022-03-01 Samsung Display Co., Ltd. Array substrate and organic light-emitting display including the same
US11916087B2 (en) 2013-06-17 2024-02-27 Samsung Display Co., Ltd. Array substrate and organic light-emitting display including the same

Also Published As

Publication number Publication date
TWI374486B (en) 2012-10-11
TW200537607A (en) 2005-11-16
CN1934707A (en) 2007-03-21
US7820529B2 (en) 2010-10-26
CN1934707B (en) 2014-09-10
KR20070005681A (en) 2007-01-10
US20070173034A1 (en) 2007-07-26
WO2005091370A8 (en) 2005-11-24
KR101219748B1 (en) 2013-01-18
US8058152B2 (en) 2011-11-15
WO2005091370A1 (en) 2005-09-29

Similar Documents

Publication Publication Date Title
US8058152B2 (en) Method for manufacturing integrated circuit
US7968386B2 (en) Method for manufacturing thin film integrated circuit, and element substrate
US7452786B2 (en) Method for manufacturing thin film integrated circuit, and element substrate
JP5030388B2 (en) Method for manufacturing thin film integrated circuit
JP4836465B2 (en) Method for manufacturing thin film integrated circuit and element substrate for thin film integrated circuit
US9030298B2 (en) Thin semiconductor device and operation method of thin semiconductor device
US7940441B2 (en) Manufacturing method of memory element, laser irradiation apparatus, and laser irradiation method
WO2005081307A1 (en) Manufacturing method of semiconductor device, and ic card, ic tag, rfid, transponder, bill, securities, passport, electronic apparatus, bag, and garment
US20070159353A1 (en) Film-like article and method for manufacturing the same
JP5041681B2 (en) Method for manufacturing semiconductor device
JP4841807B2 (en) Thin film integrated circuit and thin semiconductor device
JP2005228298A (en) Semiconductor apparatus and method for manufacturing the same

Legal Events

Date Code Title Description
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

LAPS Lapse for failure to pay maintenance fees

Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20191115