US20110084248A1 - Cross point memory array devices - Google Patents
Cross point memory array devices Download PDFInfo
- Publication number
- US20110084248A1 US20110084248A1 US12/578,496 US57849609A US2011084248A1 US 20110084248 A1 US20110084248 A1 US 20110084248A1 US 57849609 A US57849609 A US 57849609A US 2011084248 A1 US2011084248 A1 US 2011084248A1
- Authority
- US
- United States
- Prior art keywords
- cross point
- memory array
- point memory
- group
- substantially parallel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/003—Cell access
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0007—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0009—RRAM elements whose operation depends upon chemical change
- G11C13/0011—RRAM elements whose operation depends upon chemical change comprising conductive bridging RAM [CBRAM] or programming metallization cells [PMCs]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/24—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies
- H10N70/245—Multistable switching devices, e.g. memristors based on migration or redistribution of ionic species, e.g. anions, vacancies the species being metal cations, e.g. programmable metallization cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8833—Binary metal oxides, e.g. TaOx
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/883—Oxides or nitrides
- H10N70/8836—Complex metal oxides, e.g. perovskites, spinels
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/30—Resistive cell, memory material aspects
- G11C2213/31—Material having complex metal oxide, e.g. perovskite structure
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/75—Array having a NAND structure comprising, for example, memory cells in series or memory elements in series, a memory element being a memory cell in parallel with an access transistor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/76—Array using an access device for each cell which being not a transistor and not a diode
Definitions
- the invention relates to cross point memory array devices, and in particular, to a cross point memory array with memory stack including a conductive bridge memory element in series with a resistive-switching memory element.
- a cross point memory array such as a programmable metallization cell random access memory (PMCRAM) also known as a conductive bridge random access memory (CBRAM), a phase change memory (PCM), and a resistive random access memory (RRAM) are promising alternatives to conventional three terminal MOSFET-based devices, due to their smaller required feature sizes of 4f 2 per cross points.
- PMCRAM programmable metallization cell random access memory
- CBRAM conductive bridge random access memory
- PCM phase change memory
- RRAM resistive random access memory
- U.S. Pat. No. 6,753,561 discloses a cross point memory array using conductive array lines and multiple thin films as a memory plug.
- the thin films of the memory plug include a memory element and a non-ohmic device.
- the thin film layer switches from a first resistance state to a second resistance state upon application of a first write voltage pulse to the memory element and reversibly switches from the second resistance state back to the first resistance state upon application of a second write voltage pulse to the memory element having opposite polarity of the first write voltage pulse.
- FIG. 1 is a cross section schematically illustrating a conventional cross point memory array using multiple thin films.
- a memory plug 5 with seven separate thin-film layers is sandwiched between two conductive array lines 10 and 15 .
- the seven layers comprise: an electrode layer 20 , a layer of metal oxide material 25 (providing the memory element), another optional electrode layer 30 , three layers that make up a metal-insulator-metal (MIM) structure 35 , 40 and 45 (providing the non-ohmic device), and an optional final electrode 50 .
- the metal-insulator-metal (MIM) structure is used to drive the memory element.
- the MIM tunneling junction is slow, unreliable, and lacks unidirectional switching functions.
- a semiconductor diode is used as a current-driven device, for example, a p-n junction diode.
- a p-n junction diode incorporating the p-n junction diode in a cross point memory is complex and it is difficult to scale down the p-n junction diode due to current supply limitations.
- Crosstalk between adjacent memory cells is the most critical issue for conventional cross point memory arrays, because the threshold voltage thereof is too small to resist noise.
- U.S. Pat. No. 7,236,389 discloses a circuit for eliminating cross talk between bit lines in a cross-point RRAM memory array.
- a high-open-circuit voltage gain amplifier is used as a bit line sensing differential amplifier to minimize the cross talk among bit lines.
- the additional circuit and high-open-circuit voltage gain amplifier occupies additional device space and increases fabrication complexity.
- An embodiment of the invention provides a cross point memory array, comprising: a first group of substantially parallel conductive lines; a second group of substantially parallel conductive lines, oriented substantially perpendicular to the first group of substantially parallel conductive lines; and an array of memory stack located at the intersections of the first group of substantially parallel conductive lines and the second group of substantially parallel conductive lines, wherein each memory stack comprises a conductive bridge memory element in series with a resistive-switching memory element.
- FIG. 1 is a cross section schematically illustrating a conventional cross point memory array using multiple thin films
- FIG. 2 is a schematic view illustrating an embodiment of the cross point memory array of the invention
- FIG. 3 is a cross section of an exemplary embodiment of the cross point memory device of the invention.
- FIG. 4 is a schematic diagram depicting an equivalent circuit of an embodiment of the cross point memory array.
- FIG. 5 is a schematic view illustrating an embodiment of the three dimensional cross point memory array of the invention.
- first and second features are formed in direct contact or not in direct contact.
- inventions of the invention provide a cross point memory array device.
- the cross point memory array with dual RRAM devices comprises a first group of substantially parallel conductive lines and a second group of substantially parallel conductive lines, oriented substantially perpendicular to the first group of substantially parallel conductive lines.
- An array of memory stack are located at the intersections of the first group of substantially parallel conductive lines and the second group of substantially parallel conductive lines, wherein each memory stack comprises a conductive bridge memory element in series with a resistive-switching memory element.
- CBRAM conductive bridging random access memory
- a conductive bridge RAM comprises memory cells on a base of an alterable resistance active solid electrolyte embedded between two electrodes applying given electric fields to switch between a high resistance OFF and a low resistance ON states.
- FIG. 2 is a schematic view illustrating an embodiment of the cross point memory array of the invention.
- an exemplary cross point memory device 100 includes a cross point memory stack 116 sandwiched between two conductive array lines 112 and 114 .
- the cross point memory stack 116 includes a conductive bridge memory element 117 in series with a resistive-switching memory element 115 .
- the conductive bridge memory element 117 serving as a selective device, operates quickly when driven by low current and the resistive-switching memory element 115 , operate slower when driven by high current.
- FIG. 3 is a cross section of an exemplary embodiment of the cross point memory device of the invention.
- an exemplary memory stack 116 with at least six separate thin-film layers are provided, sandwiched between two conductive array lines 112 and 114 .
- the six layers are, in sequence: an electrode layer 156 , a layer of metal oxide material 154 , another electrode layer 152 , a cathode layer 176 , a solid electrolyte layer 174 and an anode 172 .
- the electrode layer 156 , the layer of metal oxide material 154 , and the electrode layer 152 make up a resistive-driven memory structure 115 .
- the metal oxide materials can be PCMO, TiO x , AlO x , TaO x , HfO x , WO x , NiO x and the likes.
- the cathode layer 176 , the solid electrolyte layer 174 , and the anode 172 make up a conductive bridging RAM (CBRAM) element 117 .
- the CBRAM element 117 is a unidirectional current driven device which can serve as a selective driver for the resistive-driven memory structure 115 .
- the resistive-switching memory element 115 comprises a memory element 154 interposed between two electrodes 152 and 156 .
- the memory element 154 can be a metal oxide material with a perovskite structure.
- the metal oxide material comprises two or more metals, and the metals are selected from the group consisting of transition metals, alkaline earth metals and rare earth metals.
- the metal oxide material includes Pr 0.7 Ca 0.3 MnO 3 or Pr 0.7 Ca 0.3 MnO 3 .
- the conductive bridge memory element 117 comprises a base of alterable resistance active solid electrolyte 174 embedded between a top electrode 172 and a bottom electrode 176 .
- Typical electrodes 172 and 176 commonly used for fabrication include Pt, Au, Ag and Al.
- the active solid electrolyte 174 can be a compound electrolyte containing GeSe.
- the top electrode 172 can be an anode comprising Ag or Cu.
- the bottom electrode 176 can be a cathode comprising noble metals such as Pt on TiN.
- FIG. 4 is a schematic diagram depicting an equivalent circuit of an embodiment of the cross point memory array.
- the unidirectional current driven CBRAM can effectively suppress reverse leakage current and crosstalk between adjacent memory stacks.
- V LI voltage
- bit line V B3 bit line
- the memory stack C 13 is programmed (solid line).
- the cross point array may have multi leakage paths (dotted lines) over each cross point and serious crosstalk between bit lines may completely distort memory signal output. Since the CBRAM device is a unidirectional current driven device, reverse leakage current is suppressed, thus eliminating cross talk between bit lines.
- FIG. 5 is a schematic view illustrating an embodiment of the three dimensional cross point memory array of the invention.
- an exemplary three dimensional cross point memory device 200 includes a first cross point memory stack 216 sandwiched between a first pair of conductive array lines 212 and 214 .
- the cross point memory stack 216 includes a first conductive bridge memory element 217 in series with a first resistive-switching memory element 215 .
- a second cross point memory stack 226 is sandwiched between a second pair of conductive array lines 212 and 224 .
- the cross point memory stack 226 includes a first conductive bridge memory element 227 in series with a first resistive-switching memory element 225 . Therefore, the cross point memory stack can be vertically replicated to implement multi-bits in a single cross point.
- each memory stack comprises a resistive-switching memory element switched by a unidirectional selective device.
- the CBRAM device operates faster and more reliable than the MIM junction device.
- the CBRAM device can be operated at lower voltage and output with higher current.
Abstract
Cross point memory arrays with CBRAM and RRAM stacks are presented. A cross point memory array includes a first group of substantially parallel conductive lines and a second group of substantially parallel conductive lines, oriented substantially perpendicular to the first group of substantially parallel conductive lines. An array of memory stack is located at the intersections of the first group of substantially parallel conductive lines and the second group of substantially parallel conductive lines, wherein each memory stack comprises a conductive bridge memory element in series with a resistive-switching memory element.
Description
- 1. Field of the Invention
- The invention relates to cross point memory array devices, and in particular, to a cross point memory array with memory stack including a conductive bridge memory element in series with a resistive-switching memory element.
- 2. Description of the Related Art
- Conventional nonvolatile memories require three terminal MOSFET-based devices. The layout of such devices is not ideal, usually requiring feature sizes of 8f2 for each memory cell, where f is the minimum feature size. A cross point memory array such as a programmable metallization cell random access memory (PMCRAM) also known as a conductive bridge random access memory (CBRAM), a phase change memory (PCM), and a resistive random access memory (RRAM) are promising alternatives to conventional three terminal MOSFET-based devices, due to their smaller required feature sizes of 4f2 per cross points.
- U.S. Pat. No. 6,753,561, the entirety of which is hereby incorporated by reference, discloses a cross point memory array using conductive array lines and multiple thin films as a memory plug. The thin films of the memory plug include a memory element and a non-ohmic device. The thin film layer switches from a first resistance state to a second resistance state upon application of a first write voltage pulse to the memory element and reversibly switches from the second resistance state back to the first resistance state upon application of a second write voltage pulse to the memory element having opposite polarity of the first write voltage pulse.
-
FIG. 1 is a cross section schematically illustrating a conventional cross point memory array using multiple thin films. Referring toFIG. 1 , amemory plug 5 with seven separate thin-film layers is sandwiched between twoconductive array lines electrode layer 20, a layer of metal oxide material 25 (providing the memory element), anotheroptional electrode layer 30, three layers that make up a metal-insulator-metal (MIM)structure final electrode 50. The metal-insulator-metal (MIM) structure is used to drive the memory element. However, the MIM tunneling junction is slow, unreliable, and lacks unidirectional switching functions. In some related prior art, a semiconductor diode is used as a current-driven device, for example, a p-n junction diode. However, incorporating the p-n junction diode in a cross point memory is complex and it is difficult to scale down the p-n junction diode due to current supply limitations. - Crosstalk between adjacent memory cells, however, is the most critical issue for conventional cross point memory arrays, because the threshold voltage thereof is too small to resist noise.
- U.S. Pat. No. 7,236,389, the entirety of which is hereby incorporated by reference, discloses a circuit for eliminating cross talk between bit lines in a cross-point RRAM memory array. A high-open-circuit voltage gain amplifier is used as a bit line sensing differential amplifier to minimize the cross talk among bit lines. The additional circuit and high-open-circuit voltage gain amplifier, however, occupies additional device space and increases fabrication complexity.
- An embodiment of the invention provides a cross point memory array, comprising: a first group of substantially parallel conductive lines; a second group of substantially parallel conductive lines, oriented substantially perpendicular to the first group of substantially parallel conductive lines; and an array of memory stack located at the intersections of the first group of substantially parallel conductive lines and the second group of substantially parallel conductive lines, wherein each memory stack comprises a conductive bridge memory element in series with a resistive-switching memory element.
- Another embodiment of the invention provides a cross point memory array, comprising: a first group of substantially parallel conductive lines; a second group of substantially parallel conductive lines, oriented substantially perpendicular to the first group of substantially parallel conductive lines; and an array of memory stack located at the intersections of the first group of substantially parallel conductive lines and the second group of substantially parallel conductive lines, wherein each memory stack comprises a resistive-switching memory element that is switched by a unidirectional selective device.
- The invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:
-
FIG. 1 is a cross section schematically illustrating a conventional cross point memory array using multiple thin films; -
FIG. 2 is a schematic view illustrating an embodiment of the cross point memory array of the invention; -
FIG. 3 is a cross section of an exemplary embodiment of the cross point memory device of the invention; -
FIG. 4 is a schematic diagram depicting an equivalent circuit of an embodiment of the cross point memory array; and -
FIG. 5 is a schematic view illustrating an embodiment of the three dimensional cross point memory array of the invention. - It is to be understood that the following disclosure provides many different embodiments, or examples, for implementing different features of various embodiments. Specific examples of components and arrangements are described below to simplify the present disclosure. These are merely examples and are not intended to be limiting. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself indicate a relationship between the various embodiments and/or configurations discussed. Moreover, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact or not in direct contact.
- As key aspects and main features, embodiments of the invention provide a cross point memory array device. The cross point memory array with dual RRAM devices comprises a first group of substantially parallel conductive lines and a second group of substantially parallel conductive lines, oriented substantially perpendicular to the first group of substantially parallel conductive lines. An array of memory stack are located at the intersections of the first group of substantially parallel conductive lines and the second group of substantially parallel conductive lines, wherein each memory stack comprises a conductive bridge memory element in series with a resistive-switching memory element.
- Among emerging resistive-driven memory technologies, the conductive bridging random access memory (CBRAM) is of particular interest due to its excellent scaling potential in the sub-20 nm range and low power consumption. This technology utilizes electrochemical redox reactions to form nanoscale metallic filaments in an isolating amorphous solid electrolyte. A conductive bridge RAM (CBRAM) comprises memory cells on a base of an alterable resistance active solid electrolyte embedded between two electrodes applying given electric fields to switch between a high resistance OFF and a low resistance ON states.
-
FIG. 2 is a schematic view illustrating an embodiment of the cross point memory array of the invention. InFIG. 2 , an exemplary crosspoint memory device 100 includes a crosspoint memory stack 116 sandwiched between twoconductive array lines point memory stack 116 includes a conductivebridge memory element 117 in series with a resistive-switchingmemory element 115. - The conductive
bridge memory element 117, serving as a selective device, operates quickly when driven by low current and the resistive-switchingmemory element 115, operate slower when driven by high current. -
FIG. 3 is a cross section of an exemplary embodiment of the cross point memory device of the invention. Referring toFIG. 3 , anexemplary memory stack 116 with at least six separate thin-film layers are provided, sandwiched between twoconductive array lines electrode layer 156, a layer of metal oxide material 154, anotherelectrode layer 152, acathode layer 176, asolid electrolyte layer 174 and ananode 172. Theelectrode layer 156, the layer of metal oxide material 154, and theelectrode layer 152 make up a resistive-drivenmemory structure 115. The metal oxide materials can be PCMO, TiOx, AlOx, TaOx, HfOx, WOx, NiOx and the likes. Thecathode layer 176, thesolid electrolyte layer 174, and theanode 172 make up a conductive bridging RAM (CBRAM)element 117. The CBRAMelement 117 is a unidirectional current driven device which can serve as a selective driver for the resistive-drivenmemory structure 115. - In one embodiment, the resistive-switching
memory element 115 comprises a memory element 154 interposed between twoelectrodes - In another embodiment, the conductive
bridge memory element 117 comprises a base of alterable resistance activesolid electrolyte 174 embedded between atop electrode 172 and abottom electrode 176.Typical electrodes solid electrolyte 174 can be a compound electrolyte containing GeSe. Thetop electrode 172 can be an anode comprising Ag or Cu. Thebottom electrode 176 can be a cathode comprising noble metals such as Pt on TiN. -
FIG. 4 is a schematic diagram depicting an equivalent circuit of an embodiment of the cross point memory array. InFIG. 4 , since the CBRAM element of each memory stack Cij can be switched faster than the RRAM element, the unidirectional current driven CBRAM can effectively suppress reverse leakage current and crosstalk between adjacent memory stacks. When a voltage VLI is applied to a word line and a bit line VB3, the memory stack C13 is programmed (solid line). Without the CBRAM device, however, the cross point array may have multi leakage paths (dotted lines) over each cross point and serious crosstalk between bit lines may completely distort memory signal output. Since the CBRAM device is a unidirectional current driven device, reverse leakage current is suppressed, thus eliminating cross talk between bit lines. -
FIG. 5 is a schematic view illustrating an embodiment of the three dimensional cross point memory array of the invention. InFIG. 5 , an exemplary three dimensional crosspoint memory device 200 includes a first crosspoint memory stack 216 sandwiched between a first pair ofconductive array lines point memory stack 216 includes a first conductivebridge memory element 217 in series with a first resistive-switchingmemory element 215. A second crosspoint memory stack 226 is sandwiched between a second pair ofconductive array lines point memory stack 226 includes a first conductivebridge memory element 227 in series with a first resistive-switchingmemory element 225. Therefore, the cross point memory stack can be vertically replicated to implement multi-bits in a single cross point. - Some embodiments of the cross point memory array devices are advantageous in that each memory stack comprises a resistive-switching memory element switched by a unidirectional selective device. By comparison with the conventional MIM junction device, the CBRAM device operates faster and more reliable than the MIM junction device. By comparison with the convention p-n junction diode, the CBRAM device can be operated at lower voltage and output with higher current.
- While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Claims (21)
1. A cross point memory array, comprising:
a first group of substantially parallel conductive lines;
a second group of substantially parallel conductive lines, oriented substantially perpendicular to the first group of substantially parallel conductive lines; and
an array of memory stack located at the intersections of the first group of substantially parallel conductive lines and the second group of substantially parallel conductive lines,
wherein each memory stack comprises a conductive bridge memory element in series with a resistive-switching memory element.
2. The cross point memory array as claimed in claim 1 , wherein the conductive bridge memory element comprises a base of an alterable resistance active solid electrolyte embedded between a top electrode and a bottom electrode.
3. The cross point memory array as claimed in claim 2 , wherein the active solid electrolyte comprises a compound electrolyte containing GeSe.
4. The cross point memory array as claimed in claim 2 , wherein the top electrode is an anode comprising Ag or Cu.
5. The cross point memory array as claimed in claim 2 , wherein the bottom electrode is a cathode comprising noble metals.
6. The cross point memory array as claimed in claim 1 , wherein the resistive-switching memory element comprises a memory element interposed between two electrodes.
7. The cross point memory array as claimed in claim 6 , wherein the memory element comprises metal oxide materials.
8. The cross point memory array as claimed in claim 7 , wherein the metal oxide materials include a perovskite structure.
9. The cross point memory array as claimed in claim 7 , wherein the metal oxide materials comprise two or more metals, and the metals are selected from the group consisting of transition metals, alkaline earth metals and rare earth metals.
10. The cross point memory array as claimed in claim 7 , wherein the metal oxide materials include Pr0.7Ca0.3MnO3 or Pr0.7Ca0.3MnO3.
11. A cross point memory array, comprising:
a first group of substantially parallel conductive lines;
a second group of substantially parallel conductive lines, oriented substantially perpendicular to the first group of substantially parallel conductive lines; and
an array of memory stack located at the intersections of the first group of substantially parallel conductive lines and the second group of substantially parallel conductive lines,
wherein each memory stack comprises a resistive-switching memory element that is switched by a unidirectional selective device.
12. The cross point memory array as claimed in claim 11 , wherein the resistive-switching memory element comprises a memory element interposed between two electrodes.
13. The cross point memory array as claimed in claim 12 , wherein the memory element includes metal oxide materials.
14. The cross point memory array as claimed in claim 13 , wherein the metal oxide materials include a perovskite structure.
15. The cross point memory array as claimed in claim 13 , wherein the metal oxide materials comprise two or more metals, and the metals are selected from the group consisting of transition metals, alkaline earth metals and rare earth metals.
16. The cross point memory array as claimed in claim 13 , wherein the metal oxide materials include Pr0.7Ca0.3MnO3 or Pr0.7Ca0.3MnO3.
17. The cross point memory array as claimed in claim 11 , wherein the unidirectional selective device comprises a programmable metallization cell random access memory (PMCRAM) or a conductive bridge random access memory (CBRAM).
18. The cross point memory array as claimed in claim 17 , wherein the CBRAM comprises a base of an alterable resistance active solid electrolyte embedded between a top electrode and a bottom electrode.
19. The cross point memory array as claimed in claim 18 , wherein the active solid electrolyte comprises a compound electrolyte containing GeSe.
20. The cross point memory array as claimed in claim 18 , wherein the top electrode is an anode comprising Ag or Cu.
21. The cross point memory array as claimed in claim 18 , wherein the bottom electrode is a cathode comprising noble metals.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/578,496 US20110084248A1 (en) | 2009-10-13 | 2009-10-13 | Cross point memory array devices |
TW098137079A TWI419171B (en) | 2009-10-13 | 2009-11-02 | Cross point memory array devices |
CN2009102259293A CN102044293A (en) | 2009-10-13 | 2009-11-23 | Cross point memory array device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/578,496 US20110084248A1 (en) | 2009-10-13 | 2009-10-13 | Cross point memory array devices |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110084248A1 true US20110084248A1 (en) | 2011-04-14 |
Family
ID=43854106
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/578,496 Abandoned US20110084248A1 (en) | 2009-10-13 | 2009-10-13 | Cross point memory array devices |
Country Status (3)
Country | Link |
---|---|
US (1) | US20110084248A1 (en) |
CN (1) | CN102044293A (en) |
TW (1) | TWI419171B (en) |
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100002491A1 (en) * | 2008-07-03 | 2010-01-07 | Gwangju Institute Of Science And Technology | Resistance ram having oxide layer and solid electrolyte layer, and method for operating the same |
FR2973554A1 (en) * | 2011-04-04 | 2012-10-05 | Commissariat Energie Atomique | "SELECTOR-TYPE ELECTRONIC DEVICE" |
US8598562B2 (en) | 2011-07-01 | 2013-12-03 | Micron Technology, Inc. | Memory cell structures |
US20150084156A1 (en) * | 2013-09-25 | 2015-03-26 | Micron Technology, Inc. | Memory cell with independently-sized electrode |
US20160034345A1 (en) * | 2013-03-13 | 2016-02-04 | Intel Corporation | Memory latency management |
WO2016122496A1 (en) * | 2015-01-28 | 2016-08-04 | Hewlett Packard Enterprise Development Lp | Memory cell with a multi-layered selector |
WO2018063093A1 (en) * | 2016-09-29 | 2018-04-05 | Nanyang Technological University | Memory device, method of forming the same, method for controlling the same and memory array |
WO2019161815A1 (en) * | 2018-02-21 | 2019-08-29 | Univerzita Pardubice | A method of forming a metallic conductive filament and a random access memory device for carrying out the method |
CN110504256A (en) * | 2018-05-17 | 2019-11-26 | 旺宏电子股份有限公司 | The manufacturing method of memory device and the integrated circuit using it |
US10784313B1 (en) * | 2019-06-11 | 2020-09-22 | International Business Machines Corporation | Integrated resistive processing unit to avoid abrupt set of RRAM and abrupt reset of PCM |
US11114448B2 (en) * | 2019-07-09 | 2021-09-07 | Nanya Technology Corporation | Semiconductor device and method for fabricating the same |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI452689B (en) * | 2012-01-17 | 2014-09-11 | Winbond Electronics Corp | Nonvolatile memory device and array thereof |
CN103579498A (en) * | 2012-08-02 | 2014-02-12 | 旺宏电子股份有限公司 | Switching device and operation method thereof and storage array |
CN108028060A (en) * | 2015-09-24 | 2018-05-11 | 英特尔公司 | Autoregistration memory array |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6753561B1 (en) * | 2002-08-02 | 2004-06-22 | Unity Semiconductor Corporation | Cross point memory array using multiple thin films |
US6754097B2 (en) * | 2002-09-03 | 2004-06-22 | Hewlett-Packard Development Company, L.P. | Read operations on multi-bit memory cells in resistive cross point arrays |
US20070132049A1 (en) * | 2005-12-12 | 2007-06-14 | Stipe Barry C | Unipolar resistance random access memory (RRAM) device and vertically stacked architecture |
US7236389B2 (en) * | 2005-11-17 | 2007-06-26 | Sharp Laboratories Of America, Inc. | Cross-point RRAM memory array having low bit line crosstalk |
US7382647B1 (en) * | 2007-02-27 | 2008-06-03 | International Business Machines Corporation | Rectifying element for a crosspoint based memory array architecture |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10358026B3 (en) * | 2003-12-11 | 2005-05-19 | Infineon Technologies Ag | Read-out signal enhancement method for memory with passive memory elements using selective inversion of logic level of information bits during information write-in |
DE102005003675A1 (en) * | 2004-04-29 | 2005-11-24 | Infineon Technologies Ag | CBRAM memory cell comprises a metallic material incorporated in or deposited on a matrix-host material, and a memory cell having a memory switching mechanism based on the variation of the metallic material |
DE102004046804B4 (en) * | 2004-09-27 | 2006-10-05 | Infineon Technologies Ag | Resistively switching semiconductor memory |
DE102004058132B3 (en) * | 2004-12-02 | 2006-03-02 | Infineon Technologies Ag | Data storage circuit for computer has system for evaluation of data stores in CBRAM-resistor storage cell and has bit lines and word lines crossing at right-angles with evaluation circuit on each bit line |
KR20090037277A (en) * | 2007-10-10 | 2009-04-15 | 삼성전자주식회사 | Cross point memory array |
-
2009
- 2009-10-13 US US12/578,496 patent/US20110084248A1/en not_active Abandoned
- 2009-11-02 TW TW098137079A patent/TWI419171B/en active
- 2009-11-23 CN CN2009102259293A patent/CN102044293A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6753561B1 (en) * | 2002-08-02 | 2004-06-22 | Unity Semiconductor Corporation | Cross point memory array using multiple thin films |
US6754097B2 (en) * | 2002-09-03 | 2004-06-22 | Hewlett-Packard Development Company, L.P. | Read operations on multi-bit memory cells in resistive cross point arrays |
US7236389B2 (en) * | 2005-11-17 | 2007-06-26 | Sharp Laboratories Of America, Inc. | Cross-point RRAM memory array having low bit line crosstalk |
US20070132049A1 (en) * | 2005-12-12 | 2007-06-14 | Stipe Barry C | Unipolar resistance random access memory (RRAM) device and vertically stacked architecture |
US7382647B1 (en) * | 2007-02-27 | 2008-06-03 | International Business Machines Corporation | Rectifying element for a crosspoint based memory array architecture |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100002491A1 (en) * | 2008-07-03 | 2010-01-07 | Gwangju Institute Of Science And Technology | Resistance ram having oxide layer and solid electrolyte layer, and method for operating the same |
US8116116B2 (en) * | 2008-07-03 | 2012-02-14 | Gwangju Institute Of Science And Technology | Resistance RAM having oxide layer and solid electrolyte layer, and method for operating the same |
EP2509076A1 (en) * | 2011-04-04 | 2012-10-10 | Commissariat à l'Énergie Atomique et aux Énergies Alternatives | Electronic device such as a selector |
US8958234B2 (en) | 2011-04-04 | 2015-02-17 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Selector type electronic device functioning by ionic conduction |
FR2973554A1 (en) * | 2011-04-04 | 2012-10-05 | Commissariat Energie Atomique | "SELECTOR-TYPE ELECTRONIC DEVICE" |
US8598562B2 (en) | 2011-07-01 | 2013-12-03 | Micron Technology, Inc. | Memory cell structures |
US9070874B2 (en) | 2011-07-01 | 2015-06-30 | Micron Technology, Inc. | Memory cell structures |
US10608178B2 (en) | 2011-07-01 | 2020-03-31 | Micron Technology, Inc. | Memory cell structures |
US9385315B2 (en) | 2011-07-01 | 2016-07-05 | Micron Technology, Inc. | Memory cell structures |
US9755144B2 (en) | 2011-07-01 | 2017-09-05 | Micron Technology, Inc. | Memory cell structures |
US9904592B2 (en) * | 2013-03-13 | 2018-02-27 | Intel Corporation | Memory latency management |
US20160034345A1 (en) * | 2013-03-13 | 2016-02-04 | Intel Corporation | Memory latency management |
US10572339B2 (en) | 2013-03-13 | 2020-02-25 | Intel Corporation | Memory latency management |
US20150084156A1 (en) * | 2013-09-25 | 2015-03-26 | Micron Technology, Inc. | Memory cell with independently-sized electrode |
US9831428B2 (en) | 2013-09-25 | 2017-11-28 | Micron Technology, Inc. | Memory cell with independently-sized electrode |
US9257431B2 (en) * | 2013-09-25 | 2016-02-09 | Micron Technology, Inc. | Memory cell with independently-sized electrode |
US10777743B2 (en) | 2013-09-25 | 2020-09-15 | Micron Technology, Inc. | Memory cell with independently-sized electrode |
WO2016122496A1 (en) * | 2015-01-28 | 2016-08-04 | Hewlett Packard Enterprise Development Lp | Memory cell with a multi-layered selector |
WO2018063093A1 (en) * | 2016-09-29 | 2018-04-05 | Nanyang Technological University | Memory device, method of forming the same, method for controlling the same and memory array |
US20190272874A1 (en) * | 2016-09-29 | 2019-09-05 | Nanyang Technological University | Memory device, method of forming the same, method for controlling the same and memory array |
WO2019161815A1 (en) * | 2018-02-21 | 2019-08-29 | Univerzita Pardubice | A method of forming a metallic conductive filament and a random access memory device for carrying out the method |
US10879460B2 (en) | 2018-02-21 | 2020-12-29 | Univerzita Pardubice | Method of forming a metallic conductive filament and a random access memory device for carrying out the method |
CN110504256A (en) * | 2018-05-17 | 2019-11-26 | 旺宏电子股份有限公司 | The manufacturing method of memory device and the integrated circuit using it |
US10784313B1 (en) * | 2019-06-11 | 2020-09-22 | International Business Machines Corporation | Integrated resistive processing unit to avoid abrupt set of RRAM and abrupt reset of PCM |
US11114448B2 (en) * | 2019-07-09 | 2021-09-07 | Nanya Technology Corporation | Semiconductor device and method for fabricating the same |
US11521978B2 (en) | 2019-07-09 | 2022-12-06 | Nanya Technology Corporation | Semiconductor device and method for fabricating the same |
Also Published As
Publication number | Publication date |
---|---|
TW201113897A (en) | 2011-04-16 |
CN102044293A (en) | 2011-05-04 |
TWI419171B (en) | 2013-12-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20110084248A1 (en) | Cross point memory array devices | |
US11063214B2 (en) | Two-terminal reversibly switchable memory device | |
US8525142B2 (en) | Non-volatile variable resistance memory device and method of fabricating the same | |
CN101101964B (en) | Non-volatile memory device including a variable resistance material | |
US8659933B2 (en) | Hereto resistive switching material layer in RRAM device and method | |
US8750020B2 (en) | Resistive switching for non volatile memory device using an integrated breakdown element | |
CN101847647B (en) | Nonvolatile semiconductor memory device and manufacturing method for same | |
EP2787507B1 (en) | Resistive memory cells and their programming, reading and operating methods | |
US8957399B2 (en) | Nonvolatile memory element and nonvolatile memory device | |
US20130308369A1 (en) | Switching device having a non-linear element | |
US8586978B2 (en) | Non-volatile memory device including diode-storage node and cross-point memory array including the non-volatile memory device | |
KR20150086182A (en) | Switch device and storage unit | |
JP2010519762A (en) | Rectifier for memory array architecture based on crosspoint | |
JP2008010836A (en) | Variable resistance random access memory element equipped with n+ interface layer | |
US9123640B2 (en) | Three dimensional resistive memory | |
WO2010136056A1 (en) | Resistive storage cell, crossbar array circuit, resistive random access memory device and read-out-method | |
JP2014063549A (en) | Semiconductor storage device | |
US20220076741A1 (en) | Memory cell with built-in amplifying function, memory device and method using the same | |
US20220336012A1 (en) | Semiconductor memory devices with differential threshold voltages | |
JP2015018994A (en) | Nonvolatile semiconductor storage device | |
WO2016182562A1 (en) | Non-volatile resistance memory devices including a volatile selector | |
KR20140013364A (en) | Resistance variable memory device and method for manufacturing the same | |
USRE46335E1 (en) | Switching device having a non-linear element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NANYA TECHNOLOGY CORPORATION, TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HSIEH, CHUN-I;WU, CHANG-RONG;REEL/FRAME:023377/0151 Effective date: 20091008 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |