US20110089434A1 - Display panel and rework method of gate insulating layer of thin film transistor - Google Patents
Display panel and rework method of gate insulating layer of thin film transistor Download PDFInfo
- Publication number
- US20110089434A1 US20110089434A1 US12/628,229 US62822909A US2011089434A1 US 20110089434 A1 US20110089434 A1 US 20110089434A1 US 62822909 A US62822909 A US 62822909A US 2011089434 A1 US2011089434 A1 US 2011089434A1
- Authority
- US
- United States
- Prior art keywords
- silicon nitride
- nitride layer
- substrate
- rework method
- etching process
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 200
- 239000010409 thin film Substances 0.000 title claims abstract description 4
- 239000000758 substrate Substances 0.000 claims abstract description 101
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 90
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 90
- 238000005530 etching Methods 0.000 claims abstract description 68
- 239000010408 film Substances 0.000 claims abstract description 60
- 238000009616 inductively coupled plasma Methods 0.000 claims abstract description 49
- 229910018503 SF6 Inorganic materials 0.000 claims abstract description 12
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims abstract description 12
- 229910052760 oxygen Inorganic materials 0.000 claims abstract description 12
- 239000001301 oxygen Substances 0.000 claims abstract description 12
- SFZCNBIFKDRMGX-UHFFFAOYSA-N sulfur hexafluoride Chemical compound FS(F)(F)(F)(F)F SFZCNBIFKDRMGX-UHFFFAOYSA-N 0.000 claims abstract description 12
- 229960000909 sulfur hexafluoride Drugs 0.000 claims abstract description 12
- 239000007789 gas Substances 0.000 claims abstract description 9
- 239000011521 glass Substances 0.000 claims description 35
- 239000004065 semiconductor Substances 0.000 claims description 21
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 3
- 239000010410 layer Substances 0.000 description 121
- 230000015572 biosynthetic process Effects 0.000 description 17
- 238000004140 cleaning Methods 0.000 description 11
- 230000002159 abnormal effect Effects 0.000 description 8
- 238000010586 diagram Methods 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000005108 dry cleaning Methods 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- QTBSBXVTEAMEQO-UHFFFAOYSA-N Acetic acid Chemical compound CC(O)=O QTBSBXVTEAMEQO-UHFFFAOYSA-N 0.000 description 3
- 239000004973 liquid crystal related substance Substances 0.000 description 3
- 238000001459 lithography Methods 0.000 description 3
- 238000001039 wet etching Methods 0.000 description 3
- VEXZGXHMUGYJMC-UHFFFAOYSA-N Hydrochloric acid Chemical compound Cl VEXZGXHMUGYJMC-UHFFFAOYSA-N 0.000 description 2
- 229910000583 Nd alloy Inorganic materials 0.000 description 2
- GRYLNZFGIOXLOG-UHFFFAOYSA-N Nitric acid Chemical compound O[N+]([O-])=O GRYLNZFGIOXLOG-UHFFFAOYSA-N 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 239000011259 mixed solution Substances 0.000 description 2
- 229910017604 nitric acid Inorganic materials 0.000 description 2
- 239000011146 organic particle Substances 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 239000000243 solution Substances 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 229910021424 microcrystalline silicon Inorganic materials 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/6675—Amorphous silicon or polysilicon transistors
- H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
Definitions
- the present disclosure relates to a rework method of a gate insulating layer of a thin film transistor (TFT) and a display panel manufactured thereby, and more particularly, to a rework method that an inductively coupled plasma (ICP) etching process is carried out by introducing gases of sulfur hexafluoride and oxygen to remove a silicon nitride layer serving as a gate insulating layer and a display panel manufactured thereby.
- ICP inductively coupled plasma
- a liquid crystal display panel mainly includes an array substrate, a color filter (CF) substrate, and liquid crystal molecules filled between the array substrate and the CF substrate.
- a plurality of pixels are disposed on the array substrate (also called the TFT substrate) in an array, and each of the plurality of pixels is formed with a TFT device to control switch function of each of the plurality of pixels.
- the array substrate has to be formed by multiple steps of deposition, lithography, and etching to provide a gate, a gate insulating layer, a semiconductor layer, a drain/source, and to pattern a pixel electrode and a passivation layer.
- a film formed by a non-chemical related process such as a physical vapor deposition (PVD) process or lithography fails due to an unqualified film quality or a machinery crash, this film can be removed and another qualified film can be formed by a rework process.
- PVD physical vapor deposition
- CVD chemical vapor deposition
- the present disclosure provides a rework method of a gate insulating layer of a TFT and a display panel manufactured by the rework method to solve the conventional problems of high costs.
- a rework method of a gate insulating layer of a TFT including the following steps is provided.
- a substrate includes a silicon nitride layer and the silicon nitride layer is disposed on a surface of the substrate to serve as a gate insulating layer. It is followed by performing a first film removal process to remove the silicon nitride layer on the substrate.
- the first film removal process includes performing an ICP etching process to etch away the silicon nitride layer.
- the ICP etching process is carried out by introducing gases including sulfur hexafluoride with a flow rate that is substantially between 300 sccm and 500 sccm, and oxygen with a flow rate that is substantially between 150 sccm and 350 sccm.
- the process pressure of the ICP etching process is substantially between 80 mtorr and 160 mtorr and the process power of the ICP etching process is substantially between 2000 watts (W) and 3000 W.
- a rework method of a gate insulating layer of a TFT including the following steps is provided.
- a glass substrate includes a silicon nitride layer and the silicon nitride layer is disposed on a surface of the glass substrate to serve as the gate insulating layer. It is followed by performing a first film removal process to remove the silicon nitride layer on the glass substrate.
- the first film removal process includes performing an ICP etching process to etch away the silicon nitride layer, and the ICP etching process has the etching selectivity ratio of the silicon nitride layer to the substrate is substantially between 18 and 30.
- the rework method of the gate insulating layer of the TFT removes the silicon nitride layer, which serves as the gate insulating layer, by the ICP etching process.
- the ICP etching process has a high etching selectivity ratio of silicon nitride to glass. As a result, the silicon nitride layer is able to be removed without damaging the glass substrate in order to facilitate the follow-up rework process.
- FIG. 1 is a flow chart of a rework method of a gate insulating layer of a TFT according to a preferred embodiment of the present disclosure.
- FIGS. 2 to 5 are schematic diagrams illustrating the rework method of the gate insulating layer of the TFT according to a first preferred embodiment of the present disclosure.
- FIGS. 6 to 9 are schematic diagrams illustrating the rework method of the gate insulating layer of the TFT according to a second preferred embodiment of the present disclosure.
- FIG. 10 illustrates a thickness difference between the glass substrate not covered by the gate and that covered by the gate after the silicon nitride layer is etched away.
- FIG. 11 is a schematic diagram illustrating a display panel according to a preferred embodiment of the present disclosure.
- FIG. 1 is a flow chart of a rework method of a gate insulating layer of a TFT according to a preferred embodiment of the present disclosure.
- a rework method of a gate insulating layer of a TFT in the present embodiment includes the following steps.
- FIGS. 2 to 5 are schematic diagrams illustrating the rework method of the gate insulating layer of the TFT according to a first preferred embodiment of the present disclosure.
- a substrate 30 is provided first, and the substrate 30 is, but not limited to, a glass substrate in the present embodiment.
- the substrate 30 may be made of other materials.
- the substrate 30 includes a gate 32 as well as a silicon nitride layer 34 disposed on a surface of the substrate 30 and the gate 32 to serve as a gate insulating layer.
- the gate 32 may be made of, but not limited to, Al—Nd alloy/Mo, Al/Mo, Mo/Al/Mo, Ti/Al/Ti; conductive materials of other monolayer or composite layers are possible as well.
- the silicon nitride layer 34 is formed on the substrate 30 by a CVD process. Subsequently, a first examination process on the substrate 30 is performed to determine whether a film formation of the silicon nitride layer 34 is normal or not. If the film formation of the silicon nitride layer 34 is normal, follow-up processes will be conducted. Otherwise, if the film formation of silicon nitride layer 34 fails or the film quality is abnormal due to a machinery crash or other unexpected reasons, follow-up film removal processes and rework processes will be performed.
- the first film removal process when the film formation of silicon nitride layer 34 fails or the film quality is abnormal in the first examination process, the first film removal process will be performed on the substrate 30 to remove the silicon nitride layer 34 on the substrate 30 .
- the first film removal process includes performing an ICP etching process to etch away the silicon nitride layer 34 .
- the ICP etching process is carried out by introducing gases including sulfur hexafluoride with a flow rate that is substantially between 300 standard cubic centimeter per minute (sccm) and 500 sccm, and oxygen with a flow rate that is substantially between 150 sccm and 350 sccm.
- the process pressure of the ICP etching process is, but not limited to, substantially between 80 mtorr and 160 mtorr and the process power of the ICP etching process is, but not limited to, substantially between 2000 W and 3000 W.
- the ICP etching process has an etching selectivity ratio of the a silicon nitride layer 34 to the glass substrate is substantially between 18 and 30 for instance, the etching selectivity ratio of a silicon nitride layer 34 to the glass substrate is substantially 24 so that the silicon nitride layer 34 can be etched away without damaging the surface of the substrate 30 .
- the second film removal process is performed to remove the gate 32 .
- Different processes may be selected for the second film removal process depending upon the material of the gate 32 .
- the second film removal process may include a wet etching process by using a mixed solution of acetic acid, nitric acid, and phosphoric acid as an etching solution.
- the second film removal process may include a wet etching process by using a mixed solution of nitric acid and hydrochloric acid as an etching solution.
- the second film removal process is not limited to a wet etching process, it is possible to use a dry etching process according to a result of the film removal process.
- the cleaning process may include a wet cleaning process, a dry cleaning process, and a rinsing process, wherein the wet cleaning process removes chemical residues on the substrate 30 by a rinsing liquid, the dry cleaning process removes organic particles on the substrate 30 by a ultraviolet light, and the rinsing process cleans the surface of the substrate 30 by deionized (DI) water so that the adherence between the substrate 30 and the follow-up layers will be increased. Subsequent to the cleaning process, the second examination process is performed to determine whether there is any residue on the surface of the substrate 30 or not.
- DI deionized
- the cleaning process may be repeated, the parameters of the wet cleaning process, the dry cleaning process, and the rinsing process may be adjusted, or else, the step sequence and the number of times of the cleaning process may be changed till that there is no residue on the surface of the substrate 30 .
- a rework process will be performed.
- Another gate 36 and another silicon nitride layer 38 are formed in sequence on the substrate 30 .
- the first examination process may be conducted again to determine whether the film formation of the silicon nitride layer 38 is normal or not. If the film formation of the silicon nitride layer 38 is considered normal, it may proceed to the follow-up processes. Otherwise, if the film formation of the silicon nitride layer 38 fails or the film quality is abnormal, follow-up film removal processes and rework processes will be performed till that the film formation of the silicon nitride layer becomes normal.
- FIGS. 6 to 9 are schematic diagrams illustrating the rework method of the gate insulating layer of the TFT according to a second preferred embodiment of the present disclosure. In order to simplify the description as well as to compare the similarities and dissimilarities of the two embodiments, the difference between those is highlighted. First, as shown in FIG.
- a substrate 50 such as, but not limited to, a glass substrate.
- the substrate 50 includes a gate 52 and a silicon nitride layer 54 to serve as the gate insulating layer, and in addition to them, the substrate 50 further includes at least a semiconductor layer 56 disposed on the silicon nitride layer 54 .
- the semiconductor layer 56 may be an amorphous silicon layer, a microcrystalline silicon layer, a monocrystalline silicon layer, a polycrystalline silicon layer, a silicon carbide layer, an oxide semiconductor layer, other suitable materials, or a stacked layer including the previously-mentioned material layers.
- a first examination process is performed on the substrate 50 to determine whether a film formation of the semiconductor layer 56 and/or the silicon nitride layer 54 is normal or not. If the film formation of the semiconductor layer 56 and/or the silicon nitride layer 54 is considered normal, it will proceed to the follow-up processes. Otherwise, if the film formation of the semiconductor layer 56 and/or a silicon nitride layer 54 fails or the film quality is abnormal after the examination process, it will be followed by the subsequent film removal and rework processes.
- a first film removal process will be performed on the substrate 50 to remove the semiconductor layer 56 and the silicon nitride layer 54 on the substrate 50 .
- the first film removal process includes performing an ICP etching process to etch away the semiconductor layer 56 and the silicon nitride layer 54 .
- the ICP etching process is carried out by introducing gases including sulfur hexafluoride and oxygen, wherein a flow rate of sulfur hexafluoride is substantially between 300 sccm and 500 sccm, and a flow rate of oxygen is substantially between, but not limited to, 150 sccm and 350 sccm.
- the process pressure of the ICP etching process is substantially between, but not limited to, 80 mtorr and 160 mtorr and the process power of the ICP etching process is substantially between 2000 W and 3000 W.
- the ICP etching process has an etching selectivity ratio of the silicon nitride layer 54 to the glass substrate is substantially between 18 and 30.
- the etching selectivity ratio of the silicon nitride layer 54 to the glass substrate is substantially 24 so that the silicon nitride layer 54 can be etched away without damaging the substrate of the substrate 50 .
- the ICP etching process may etch away the semiconductor layer 56 and the silicon nitride layer 54 all together in the present embodiment, but the present disclosure is not only applied to this embodiment. In another word, the semiconductor layer 56 and the silicon nitride layer 54 may be removed in separate processes.
- a second film removal process is then performed to remove the gate 52 subsequent to removing the semiconductor layer 56 and the silicon nitride layer 54 .
- Different processes may be selected for the second film removal process depending upon the material of the gate 52 , which is omitted in the description.
- a cleaning process is performed on the substrate 50 , and types and sequences of the cleaning process have been specified above.
- FIG. 9 it is followed by a rework process, and forming another gate 58 , another silicon nitride layer 60 as well as another semiconductor layer 62 on the substrate 50 .
- the ICP etching process is used to remove the gate insulating layer when it is abnormal and then another gate insulating layer is formed by the rework process. It is to be noted that the ICP etching process is carried out by introducing gases including sulfur hexafluoride and oxygen. The gas flow rate, process pressure, and process power are all controlled in a range described below:
- the flow rate of sulfur hexafluoride is substantially between 300 sccm and 500 sccm;
- the flow rate of oxygen is substantially between 150 sccm and 350 sccm;
- the process pressure of the ICP etching process is substantially between 80 mtorr and 160 mtorr;
- the process power of the ICP etching process is substantially between 2000 W and 3000 W.
- the etching selectivity ratio of the ICP etching process to the silicon nitride layer can be set to a range between 18 and 30, such as 24.
- the surface of the substrate will not be damaged and the substrate may be reused in the rework process of the silicon nitride layer.
- FIG. 10 illustrates a thickness difference between the glass substrate not covered by the gate and that covered by the gate after the silicon nitride layer is etched away. As shown in FIG.
- the differences between the original thickness of the glass substrate and the thickness of the glass substrate after the ICP etching process are measured at 25 different locations on the glass substrate.
- the differences are substantially ranged between 90 ⁇ (angstrom) and 230 ⁇ , and the average value of the thickness differences of the glass substrate is around 144 ⁇ .
- the experimental result shows that given the manufacturing conditions of the ICP etching process provided by the present disclosure, the ICP etching process can have an excellent etching selectivity ratio of silicon nitride to glass.
- the thickness of the glass substrate will only be slightly decreased and the silicon nitride layer is being etched away so that a superior evenness of the substrate surface can be maintained. Due to the improved evenness of the glass substrate after removing the silicon nitride layer, a good exposure effect of a photoresist is able to be achieved in lithography for forming other layers in the following rework processes.
- FIG. 11 is a schematic diagram illustrating a display panel according to a preferred embodiment of the present disclosure.
- the display panel 100 of the present embodiment may be a liquid crystal display panel, an organic luminescent display panel, an electrophoretic display panel, or other typed display panels.
- the display panel 100 includes a TFT 102 , and the TFT 102 includes a silicon nitride layer 104 to serve as a gate insulating layer.
- the silicon nitride layer 104 of the TFT 102 is formed by the previously-mentioned rework method of the gate insulating layer of the TFT.
- the silicon nitride layer formed by a CVD process is removed by the rework method of the gate insulating layer of the TFT by an ICP etching process in the present disclosure.
- the ICP etching process can have a high etching selectivity ratio of the silicon nitride layer to the substrate so that the silicon nitride layer is able to be etched away without damaging the glass substrate.
- the thickness evenness of the glass substrate will still be maintained so that the subsequent rework processes can be conducted smoothly. Therefore, the present disclosure can prevent the conventional problems of the glass substrate with an abnormal film formation caused by discard of the silicon nitride layer from happening, which further prevents an increased cost.
Abstract
Description
- 1. Technical Field
- The present disclosure relates to a rework method of a gate insulating layer of a thin film transistor (TFT) and a display panel manufactured thereby, and more particularly, to a rework method that an inductively coupled plasma (ICP) etching process is carried out by introducing gases of sulfur hexafluoride and oxygen to remove a silicon nitride layer serving as a gate insulating layer and a display panel manufactured thereby.
- 2. Description of the Prior Art
- A liquid crystal display panel mainly includes an array substrate, a color filter (CF) substrate, and liquid crystal molecules filled between the array substrate and the CF substrate. A plurality of pixels are disposed on the array substrate (also called the TFT substrate) in an array, and each of the plurality of pixels is formed with a TFT device to control switch function of each of the plurality of pixels. The array substrate has to be formed by multiple steps of deposition, lithography, and etching to provide a gate, a gate insulating layer, a semiconductor layer, a drain/source, and to pattern a pixel electrode and a passivation layer.
- Generally in the process of manufacturing the array substrate, when a film formed by a non-chemical related process, such as a physical vapor deposition (PVD) process or lithography fails due to an unqualified film quality or a machinery crash, this film can be removed and another qualified film can be formed by a rework process. On the other hand, if the films are formed by a chemical related process, such as a chemical vapor deposition (CVD) process, the entire substrate has to be discarded once the film formation fails, the film quality is abnormal, or the machine crashes. Therefore, the manufacturing cost will be increased and the array substrate yield will be adversely affected.
- The present disclosure provides a rework method of a gate insulating layer of a TFT and a display panel manufactured by the rework method to solve the conventional problems of high costs.
- In accordance with an embodiment of the present disclosure, a rework method of a gate insulating layer of a TFT including the following steps is provided. First, a substrate includes a silicon nitride layer and the silicon nitride layer is disposed on a surface of the substrate to serve as a gate insulating layer. It is followed by performing a first film removal process to remove the silicon nitride layer on the substrate. The first film removal process includes performing an ICP etching process to etch away the silicon nitride layer. The ICP etching process is carried out by introducing gases including sulfur hexafluoride with a flow rate that is substantially between 300 sccm and 500 sccm, and oxygen with a flow rate that is substantially between 150 sccm and 350 sccm. The process pressure of the ICP etching process is substantially between 80 mtorr and 160 mtorr and the process power of the ICP etching process is substantially between 2000 watts (W) and 3000 W.
- In accordance with another embodiment of the present disclosure, a rework method of a gate insulating layer of a TFT including the following steps is provided. First, a glass substrate includes a silicon nitride layer and the silicon nitride layer is disposed on a surface of the glass substrate to serve as the gate insulating layer. It is followed by performing a first film removal process to remove the silicon nitride layer on the glass substrate. The first film removal process includes performing an ICP etching process to etch away the silicon nitride layer, and the ICP etching process has the etching selectivity ratio of the silicon nitride layer to the substrate is substantially between 18 and 30.
- In the present disclosure, the rework method of the gate insulating layer of the TFT removes the silicon nitride layer, which serves as the gate insulating layer, by the ICP etching process. Given the manufacturing conditions provided by the present disclosure, the ICP etching process has a high etching selectivity ratio of silicon nitride to glass. As a result, the silicon nitride layer is able to be removed without damaging the glass substrate in order to facilitate the follow-up rework process.
- These and other objectives of the present disclosure will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 is a flow chart of a rework method of a gate insulating layer of a TFT according to a preferred embodiment of the present disclosure. -
FIGS. 2 to 5 are schematic diagrams illustrating the rework method of the gate insulating layer of the TFT according to a first preferred embodiment of the present disclosure. -
FIGS. 6 to 9 are schematic diagrams illustrating the rework method of the gate insulating layer of the TFT according to a second preferred embodiment of the present disclosure. -
FIG. 10 illustrates a thickness difference between the glass substrate not covered by the gate and that covered by the gate after the silicon nitride layer is etched away. -
FIG. 11 is a schematic diagram illustrating a display panel according to a preferred embodiment of the present disclosure. - Referring to
FIG. 1 , which is a flow chart of a rework method of a gate insulating layer of a TFT according to a preferred embodiment of the present disclosure. As shown inFIG. 1 , a rework method of a gate insulating layer of a TFT in the present embodiment includes the following steps. - step 10: provide a substrate including a gate and a silicon nitride layer, which serves as a gate insulating layer, disposed on a surface of the substrate and the gate;
- step 12: perform a first examination process to determine whether a film formation of the silicon nitride layer is normal or not; if yes, proceed to
step 14; if no, proceed tostep 16; - step 14: proceed to the follow-up processes;
- step 16: perform a first film removal process to remove the silicon nitride layer of the substrate;
- step 18: perform a second film removal process to remove the gate;
- step 20: perform a wet cleaning process to remove chemical residues on the substrate;
- step 22: perform a dry cleaning process to remove organic particles on the substrate;
- step 24: perform a rinsing process to clean the surface of the substrate; and
- step 26: perform a second examination process to determine whether there is any residue on the surface of the substrate or not; if yes, proceed to
step 20; if no, proceed tostep 28; - step 28: perform a rework process to form another gate and another silicon nitride layer on the substrate in sequence; proceed to
step 12 again after the rework process to confirm whether the film formation of the silicon nitride layer that is re-formed is normal or not. - Referring to
FIGS. 2 to 5 along withFIG. 1 ,FIGS. 2 to 5 are schematic diagrams illustrating the rework method of the gate insulating layer of the TFT according to a first preferred embodiment of the present disclosure. As shown inFIG. 2 , asubstrate 30 is provided first, and thesubstrate 30 is, but not limited to, a glass substrate in the present embodiment. Thesubstrate 30 may be made of other materials. Thesubstrate 30 includes agate 32 as well as asilicon nitride layer 34 disposed on a surface of thesubstrate 30 and thegate 32 to serve as a gate insulating layer. For example, thegate 32 may be made of, but not limited to, Al—Nd alloy/Mo, Al/Mo, Mo/Al/Mo, Ti/Al/Ti; conductive materials of other monolayer or composite layers are possible as well. Additionally, thesilicon nitride layer 34 is formed on thesubstrate 30 by a CVD process. Subsequently, a first examination process on thesubstrate 30 is performed to determine whether a film formation of thesilicon nitride layer 34 is normal or not. If the film formation of thesilicon nitride layer 34 is normal, follow-up processes will be conducted. Otherwise, if the film formation ofsilicon nitride layer 34 fails or the film quality is abnormal due to a machinery crash or other unexpected reasons, follow-up film removal processes and rework processes will be performed. - As shown in
FIG. 3 , when the film formation ofsilicon nitride layer 34 fails or the film quality is abnormal in the first examination process, the first film removal process will be performed on thesubstrate 30 to remove thesilicon nitride layer 34 on thesubstrate 30. The first film removal process includes performing an ICP etching process to etch away thesilicon nitride layer 34. In the present embodiment, the ICP etching process is carried out by introducing gases including sulfur hexafluoride with a flow rate that is substantially between 300 standard cubic centimeter per minute (sccm) and 500 sccm, and oxygen with a flow rate that is substantially between 150 sccm and 350 sccm. The process pressure of the ICP etching process is, but not limited to, substantially between 80 mtorr and 160 mtorr and the process power of the ICP etching process is, but not limited to, substantially between 2000 W and 3000 W. In addition, when thesubstrate 30 is the glass substrate, the ICP etching process has an etching selectivity ratio of the asilicon nitride layer 34 to the glass substrate is substantially between 18 and 30 for instance, the etching selectivity ratio of asilicon nitride layer 34 to the glass substrate is substantially 24 so that thesilicon nitride layer 34 can be etched away without damaging the surface of thesubstrate 30. - As shown in
FIG. 4 , after thesilicon nitride layer 34 is removed, the second film removal process is performed to remove thegate 32. Different processes may be selected for the second film removal process depending upon the material of thegate 32. For example, when thegate 32 is made of, but not limited to, Al—Nd alloy/Mo, Al/Mo, Mo/Al/Mo, Ti/Al/Ti, the second film removal process may include a wet etching process by using a mixed solution of acetic acid, nitric acid, and phosphoric acid as an etching solution. Moreover, when thegate 32 is made of Ti/Al/Ti, the second film removal process may include a wet etching process by using a mixed solution of nitric acid and hydrochloric acid as an etching solution. However, the second film removal process is not limited to a wet etching process, it is possible to use a dry etching process according to a result of the film removal process. After removing thegate 32, a cleaning process is performed on thesubstrate 30. The cleaning process may include a wet cleaning process, a dry cleaning process, and a rinsing process, wherein the wet cleaning process removes chemical residues on thesubstrate 30 by a rinsing liquid, the dry cleaning process removes organic particles on thesubstrate 30 by a ultraviolet light, and the rinsing process cleans the surface of thesubstrate 30 by deionized (DI) water so that the adherence between thesubstrate 30 and the follow-up layers will be increased. Subsequent to the cleaning process, the second examination process is performed to determine whether there is any residue on the surface of thesubstrate 30 or not. If there is, the cleaning process may be repeated, the parameters of the wet cleaning process, the dry cleaning process, and the rinsing process may be adjusted, or else, the step sequence and the number of times of the cleaning process may be changed till that there is no residue on the surface of thesubstrate 30. - As shown in
FIG. 5 , when there is no residue on the surface of thesubstrate 30, a rework process will be performed. Another gate 36 and anothersilicon nitride layer 38 are formed in sequence on thesubstrate 30. After thesilicon nitride layer 38 is formed, the first examination process may be conducted again to determine whether the film formation of thesilicon nitride layer 38 is normal or not. If the film formation of thesilicon nitride layer 38 is considered normal, it may proceed to the follow-up processes. Otherwise, if the film formation of thesilicon nitride layer 38 fails or the film quality is abnormal, follow-up film removal processes and rework processes will be performed till that the film formation of the silicon nitride layer becomes normal. - The sequence of the rework process of the gate insulating layer of the TFT and the formation of the gate insulating layer may be changed in the present disclosure. That is, the rework process of the gate insulating layer of the TFT may be performed immediately after the gate insulating layer is formed, or it may be performed after the further layers, such as the semiconductor layer, is formed. Referring to
FIGS. 6 to 9 ,FIGS. 6 to 9 are schematic diagrams illustrating the rework method of the gate insulating layer of the TFT according to a second preferred embodiment of the present disclosure. In order to simplify the description as well as to compare the similarities and dissimilarities of the two embodiments, the difference between those is highlighted. First, as shown inFIG. 6 , asubstrate 50, such as, but not limited to, a glass substrate, is provided. The difference between the present and the first embodiments lies in that thesubstrate 50 includes agate 52 and asilicon nitride layer 54 to serve as the gate insulating layer, and in addition to them, thesubstrate 50 further includes at least asemiconductor layer 56 disposed on thesilicon nitride layer 54. Thesemiconductor layer 56 may be an amorphous silicon layer, a microcrystalline silicon layer, a monocrystalline silicon layer, a polycrystalline silicon layer, a silicon carbide layer, an oxide semiconductor layer, other suitable materials, or a stacked layer including the previously-mentioned material layers. Subsequently, a first examination process is performed on thesubstrate 50 to determine whether a film formation of thesemiconductor layer 56 and/or thesilicon nitride layer 54 is normal or not. If the film formation of thesemiconductor layer 56 and/or thesilicon nitride layer 54 is considered normal, it will proceed to the follow-up processes. Otherwise, if the film formation of thesemiconductor layer 56 and/or asilicon nitride layer 54 fails or the film quality is abnormal after the examination process, it will be followed by the subsequent film removal and rework processes. - As shown in
FIG. 7 , when the film formation of thesemiconductor layer 56 and/or thesilicon nitride layer 54 fails or the film quality is abnormal in the first examination process, a first film removal process will be performed on thesubstrate 50 to remove thesemiconductor layer 56 and thesilicon nitride layer 54 on thesubstrate 50. The first film removal process includes performing an ICP etching process to etch away thesemiconductor layer 56 and thesilicon nitride layer 54. In the present embodiment, the ICP etching process is carried out by introducing gases including sulfur hexafluoride and oxygen, wherein a flow rate of sulfur hexafluoride is substantially between 300 sccm and 500 sccm, and a flow rate of oxygen is substantially between, but not limited to, 150 sccm and 350 sccm. The process pressure of the ICP etching process is substantially between, but not limited to, 80 mtorr and 160 mtorr and the process power of the ICP etching process is substantially between 2000 W and 3000 W. Additionally, in the process of etching away thesilicon nitride layer 54, the ICP etching process has an etching selectivity ratio of thesilicon nitride layer 54 to the glass substrate is substantially between 18 and 30. For example the etching selectivity ratio of thesilicon nitride layer 54 to the glass substrate is substantially 24 so that thesilicon nitride layer 54 can be etched away without damaging the substrate of thesubstrate 50. It is to be noted that the ICP etching process may etch away thesemiconductor layer 56 and thesilicon nitride layer 54 all together in the present embodiment, but the present disclosure is not only applied to this embodiment. In another word, thesemiconductor layer 56 and thesilicon nitride layer 54 may be removed in separate processes. - As shown in
FIG. 8 , a second film removal process is then performed to remove thegate 52 subsequent to removing thesemiconductor layer 56 and thesilicon nitride layer 54. Different processes may be selected for the second film removal process depending upon the material of thegate 52, which is omitted in the description. Next, a cleaning process is performed on thesubstrate 50, and types and sequences of the cleaning process have been specified above. As shown inFIG. 9 , it is followed by a rework process, and forming anothergate 58, anothersilicon nitride layer 60 as well as anothersemiconductor layer 62 on thesubstrate 50. - As described previously, in the present disclosure the ICP etching process is used to remove the gate insulating layer when it is abnormal and then another gate insulating layer is formed by the rework process. It is to be noted that the ICP etching process is carried out by introducing gases including sulfur hexafluoride and oxygen. The gas flow rate, process pressure, and process power are all controlled in a range described below:
- The flow rate of sulfur hexafluoride is substantially between 300 sccm and 500 sccm;
- The flow rate of oxygen is substantially between 150 sccm and 350 sccm;
- The process pressure of the ICP etching process is substantially between 80 mtorr and 160 mtorr; and
- The process power of the ICP etching process is substantially between 2000 W and 3000 W.
- Given the manufacturing conditions provided by the present disclosure, the etching selectivity ratio of the ICP etching process to the silicon nitride layer can be set to a range between 18 and 30, such as 24. As a result, during the process of etching away the silicon nitride layer, the surface of the substrate will not be damaged and the substrate may be reused in the rework process of the silicon nitride layer. Referring to
FIG. 10 ,FIG. 10 illustrates a thickness difference between the glass substrate not covered by the gate and that covered by the gate after the silicon nitride layer is etched away. As shown inFIG. 10 , the differences between the original thickness of the glass substrate and the thickness of the glass substrate after the ICP etching process are measured at 25 different locations on the glass substrate. The differences are substantially ranged between 90 Å(angstrom) and 230 Å, and the average value of the thickness differences of the glass substrate is around 144 Å. The experimental result shows that given the manufacturing conditions of the ICP etching process provided by the present disclosure, the ICP etching process can have an excellent etching selectivity ratio of silicon nitride to glass. As a result, the thickness of the glass substrate will only be slightly decreased and the silicon nitride layer is being etched away so that a superior evenness of the substrate surface can be maintained. Due to the improved evenness of the glass substrate after removing the silicon nitride layer, a good exposure effect of a photoresist is able to be achieved in lithography for forming other layers in the following rework processes. - Referring to
FIG. 11 ,FIG. 11 is a schematic diagram illustrating a display panel according to a preferred embodiment of the present disclosure. As shown inFIG. 11 , thedisplay panel 100 of the present embodiment may be a liquid crystal display panel, an organic luminescent display panel, an electrophoretic display panel, or other typed display panels. Thedisplay panel 100 includes aTFT 102, and theTFT 102 includes asilicon nitride layer 104 to serve as a gate insulating layer. In the present embodiment, thesilicon nitride layer 104 of theTFT 102 is formed by the previously-mentioned rework method of the gate insulating layer of the TFT. - In summary, the silicon nitride layer formed by a CVD process is removed by the rework method of the gate insulating layer of the TFT by an ICP etching process in the present disclosure. Given the manufacturing conditions provided by the present disclosure, the ICP etching process can have a high etching selectivity ratio of the silicon nitride layer to the substrate so that the silicon nitride layer is able to be etched away without damaging the glass substrate. Moreover, even after removing the silicon nitride layer, the thickness evenness of the glass substrate will still be maintained so that the subsequent rework processes can be conducted smoothly. Therefore, the present disclosure can prevent the conventional problems of the glass substrate with an abnormal film formation caused by discard of the silicon nitride layer from happening, which further prevents an increased cost.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the disclosure.
Claims (19)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW98134944A | 2009-10-15 | ||
TW098134944A TWI426565B (en) | 2009-10-15 | 2009-10-15 | Display panel and rework method of gate insulating layer of thin film transistor |
TW098134944 | 2009-10-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
US7928013B1 US7928013B1 (en) | 2011-04-19 |
US20110089434A1 true US20110089434A1 (en) | 2011-04-21 |
Family
ID=43858602
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/628,229 Active US7928013B1 (en) | 2009-10-15 | 2009-12-01 | Display panel and rework method of gate insulating layer of thin film transistor |
Country Status (2)
Country | Link |
---|---|
US (1) | US7928013B1 (en) |
TW (1) | TWI426565B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110634730A (en) * | 2019-09-27 | 2019-12-31 | 扬州扬杰电子科技股份有限公司 | Method for reworking gate oxide interruption after groove Schottky polysilicon deposition |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104022067B (en) * | 2013-02-28 | 2017-02-08 | 无锡华润上华科技有限公司 | Reworking method of fuse technology |
CN104835727B (en) * | 2014-02-11 | 2017-08-25 | 北大方正集团有限公司 | Semiconductor devices backplate preparation method |
WO2017073396A1 (en) * | 2015-10-28 | 2017-05-04 | 東京エレクトロン株式会社 | Substrate processing method, substrate processing apparatus, substrate processing system and storage medium |
Citations (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5118639A (en) * | 1990-05-29 | 1992-06-02 | Motorola, Inc. | Process for the formation of elevated source and drain structures in a semiconductor device |
US5402254A (en) * | 1990-10-17 | 1995-03-28 | Hitachi, Ltd. | Liquid crystal display device with TFTS in which pixel electrodes are formed in the same plane as the gate electrodes with anodized oxide films before the deposition of silicon |
US6197151B1 (en) * | 1996-03-01 | 2001-03-06 | Hitachi, Ltd. | Plasma processing apparatus and plasma processing method |
US6299293B1 (en) * | 1998-12-03 | 2001-10-09 | Canon Kabushiki Kaisha | Substrate for liquid discharge head, liquid discharge head and liquid discharge apparatus |
US20020046986A1 (en) * | 2000-10-20 | 2002-04-25 | Mitsubishi Denki Kabushiki Kaisha | Method and apparatus for etching silicon nitride film and manufacturing method of semiconductor device |
US6395586B1 (en) * | 1999-02-03 | 2002-05-28 | Industrial Technology Research Institute | Method for fabricating high aperture ratio TFT's and devices formed |
US6468437B1 (en) * | 1998-12-03 | 2002-10-22 | Canon Kabushiki Kaisha | Method for producing liquid discharging head |
US20030216031A1 (en) * | 2002-05-14 | 2003-11-20 | Shogo Komagata | Semiconductor device fabrication method |
US20050042785A1 (en) * | 2001-11-07 | 2005-02-24 | Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation | Method of manufacturing a semiconductor device |
US20060088774A1 (en) * | 2004-10-22 | 2006-04-27 | Hiroki Yoshikawa | Photomask blank, photomask and fabrication method thereof |
US20060205129A1 (en) * | 2005-02-25 | 2006-09-14 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US20060273347A1 (en) * | 2005-06-06 | 2006-12-07 | Masahiro Hikita | Field-effect transistor and method for fabricating the same |
US20070018199A1 (en) * | 2005-07-20 | 2007-01-25 | Cree, Inc. | Nitride-based transistors and fabrication methods with an etch stop layer |
US20070035207A1 (en) * | 2004-04-30 | 2007-02-15 | Murata Manufacturing Co., Ltd | Thin-film piezoelectric resonator |
US7358197B2 (en) * | 2003-10-23 | 2008-04-15 | United Microelectronics Corp. | Method for avoiding polysilicon film over etch abnormal |
US20080150027A1 (en) * | 2006-12-20 | 2008-06-26 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20090098709A1 (en) * | 2007-10-10 | 2009-04-16 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing semiconductor device |
US20100117118A1 (en) * | 2008-08-07 | 2010-05-13 | Dabiran Amir M | High electron mobility heterojunction device |
US20100140735A1 (en) * | 2008-12-10 | 2010-06-10 | Epir Technologies, Inc. | Nanostructures for dislocation blocking in group ii-vi semiconductor devices |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04311032A (en) | 1991-04-09 | 1992-11-02 | Hitachi Ltd | Dry-etching method of amorphous silicon |
JPH11274143A (en) * | 1998-03-20 | 1999-10-08 | Advanced Display Inc | Dry etching method and manufacture of thin film transistor |
US6756313B2 (en) * | 2002-05-02 | 2004-06-29 | Jinhan Choi | Method of etching silicon nitride spacers with high selectivity relative to oxide in a high density plasma chamber |
-
2009
- 2009-10-15 TW TW098134944A patent/TWI426565B/en active
- 2009-12-01 US US12/628,229 patent/US7928013B1/en active Active
Patent Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5118639A (en) * | 1990-05-29 | 1992-06-02 | Motorola, Inc. | Process for the formation of elevated source and drain structures in a semiconductor device |
US5402254A (en) * | 1990-10-17 | 1995-03-28 | Hitachi, Ltd. | Liquid crystal display device with TFTS in which pixel electrodes are formed in the same plane as the gate electrodes with anodized oxide films before the deposition of silicon |
US5402254B1 (en) * | 1990-10-17 | 1998-09-22 | Hitachi Ltd | Liquid crystal display device with tfts in which pixel electrodes are formed in the same plane as the gate electrodes with anodized oxide films before the deposition of silicon |
US6197151B1 (en) * | 1996-03-01 | 2001-03-06 | Hitachi, Ltd. | Plasma processing apparatus and plasma processing method |
US6299293B1 (en) * | 1998-12-03 | 2001-10-09 | Canon Kabushiki Kaisha | Substrate for liquid discharge head, liquid discharge head and liquid discharge apparatus |
US6468437B1 (en) * | 1998-12-03 | 2002-10-22 | Canon Kabushiki Kaisha | Method for producing liquid discharging head |
US6395586B1 (en) * | 1999-02-03 | 2002-05-28 | Industrial Technology Research Institute | Method for fabricating high aperture ratio TFT's and devices formed |
US6686294B2 (en) * | 2000-10-20 | 2004-02-03 | Mitsubishi Denki Kabushiki Kaisha | Method and apparatus for etching silicon nitride film and manufacturing method of semiconductor device |
US20020046986A1 (en) * | 2000-10-20 | 2002-04-25 | Mitsubishi Denki Kabushiki Kaisha | Method and apparatus for etching silicon nitride film and manufacturing method of semiconductor device |
US20050042785A1 (en) * | 2001-11-07 | 2005-02-24 | Semiconductor Energy Laboratory Co., Ltd., A Japan Corporation | Method of manufacturing a semiconductor device |
US20090004872A1 (en) * | 2001-11-07 | 2009-01-01 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing a semiconductor device |
US20030216031A1 (en) * | 2002-05-14 | 2003-11-20 | Shogo Komagata | Semiconductor device fabrication method |
US7358197B2 (en) * | 2003-10-23 | 2008-04-15 | United Microelectronics Corp. | Method for avoiding polysilicon film over etch abnormal |
US20070035207A1 (en) * | 2004-04-30 | 2007-02-15 | Murata Manufacturing Co., Ltd | Thin-film piezoelectric resonator |
US20060088774A1 (en) * | 2004-10-22 | 2006-04-27 | Hiroki Yoshikawa | Photomask blank, photomask and fabrication method thereof |
US20060205129A1 (en) * | 2005-02-25 | 2006-09-14 | Semiconductor Energy Laboratory Co., Ltd. | Method for manufacturing semiconductor device |
US20060273347A1 (en) * | 2005-06-06 | 2006-12-07 | Masahiro Hikita | Field-effect transistor and method for fabricating the same |
US20070018199A1 (en) * | 2005-07-20 | 2007-01-25 | Cree, Inc. | Nitride-based transistors and fabrication methods with an etch stop layer |
US20080150027A1 (en) * | 2006-12-20 | 2008-06-26 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method of manufacturing the same |
US20090098709A1 (en) * | 2007-10-10 | 2009-04-16 | Semiconductor Energy Laboratory Co., Ltd. | Method of manufacturing semiconductor device |
US20100117118A1 (en) * | 2008-08-07 | 2010-05-13 | Dabiran Amir M | High electron mobility heterojunction device |
US20100140735A1 (en) * | 2008-12-10 | 2010-06-10 | Epir Technologies, Inc. | Nanostructures for dislocation blocking in group ii-vi semiconductor devices |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110634730A (en) * | 2019-09-27 | 2019-12-31 | 扬州扬杰电子科技股份有限公司 | Method for reworking gate oxide interruption after groove Schottky polysilicon deposition |
Also Published As
Publication number | Publication date |
---|---|
TW201113955A (en) | 2011-04-16 |
TWI426565B (en) | 2014-02-11 |
US7928013B1 (en) | 2011-04-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5578389B2 (en) | Laminated film pattern forming method and gate electrode forming method | |
JP6078063B2 (en) | Method for manufacturing thin film transistor device | |
US9666727B2 (en) | Display device | |
US6623653B2 (en) | System and method for etching adjoining layers of silicon and indium tin oxide | |
CN110867458B (en) | Metal oxide semiconductor thin film transistor array substrate and manufacturing method thereof | |
US20080096332A1 (en) | Method of manufacturing a thin-film transistor substrate | |
US9564460B1 (en) | Thin-film transistor and its manufacturing method, array substrate and display device | |
US20080061030A1 (en) | Methods for patterning indium tin oxide films | |
US7928013B1 (en) | Display panel and rework method of gate insulating layer of thin film transistor | |
CN107564803B (en) | Etching method, process equipment, thin film transistor device and manufacturing method thereof | |
US9929215B2 (en) | Method of optimizing an interface for processing of an organic semiconductor | |
US6461968B1 (en) | Method for fabricating a semiconductor device | |
TWI428976B (en) | A manufacturing method of a semiconductor device, a manufacturing apparatus for a semiconductor device, a computer memory medium, and a memory medium having a memory program | |
JP5100997B2 (en) | Method for manufacturing thin film transistor substrate | |
KR100864209B1 (en) | Method for manufacturing thin film transistor array | |
CN109300781B (en) | Method for manufacturing ONO film layer | |
CN101692422B (en) | Display panel and reworking method of gate insulation layer of thin film transistor | |
KR100856544B1 (en) | Method for manufacturing tin film transistor aray | |
JP4899747B2 (en) | Patterning method | |
JP4248987B2 (en) | Method for manufacturing array substrate | |
US8647980B2 (en) | Method of forming wiring and method of manufacturing semiconductor substrates | |
JP2005317949A (en) | Contact hole formation method and manufacturing device of the same | |
KR100844374B1 (en) | Method for manufacturing thin film transistor array | |
US20050087510A1 (en) | Method for avoiding polysilicon film over etch abnormal | |
KR100856550B1 (en) | System for manufacturing thin film transistor array |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AU OPTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHANG, CHIA-HSU;CHEN, PEI-YU;REEL/FRAME:023582/0377 Effective date: 20091124 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 12 |