US20110133336A1 - Semiconductor Wafer and Method of Manufacturing the Same and Method of Manufacturing Semiconductor Device - Google Patents

Semiconductor Wafer and Method of Manufacturing the Same and Method of Manufacturing Semiconductor Device Download PDF

Info

Publication number
US20110133336A1
US20110133336A1 US13/030,098 US201113030098A US2011133336A1 US 20110133336 A1 US20110133336 A1 US 20110133336A1 US 201113030098 A US201113030098 A US 201113030098A US 2011133336 A1 US2011133336 A1 US 2011133336A1
Authority
US
United States
Prior art keywords
wafer
trench
forming
electrode
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/030,098
Inventor
Naotaka Tanaka
Kenji Kanemitsu
Takafumi Kikuchi
Takashi Akazawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to US13/030,098 priority Critical patent/US20110133336A1/en
Publication of US20110133336A1 publication Critical patent/US20110133336A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/90—Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02372—Disposition of the redistribution layers connecting to a via connection in the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05005—Structure
    • H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/0502—Disposition
    • H01L2224/05025—Disposition the internal layer being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05075—Plural internal layers
    • H01L2224/0508—Plural internal layers being stacked
    • H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
    • H01L2224/05089—Disposition of the additional element
    • H01L2224/05093—Disposition of the additional element of a plurality of vias
    • H01L2224/05094—Disposition of the additional element of a plurality of vias at the center of the internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05075—Plural internal layers
    • H01L2224/0508—Plural internal layers being stacked
    • H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
    • H01L2224/05089—Disposition of the additional element
    • H01L2224/05093—Disposition of the additional element of a plurality of vias
    • H01L2224/05095—Disposition of the additional element of a plurality of vias at the periphery of the internal layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05075—Plural internal layers
    • H01L2224/0508—Plural internal layers being stacked
    • H01L2224/05085—Plural internal layers being stacked with additional elements, e.g. vias arrays, interposed between the stacked layers
    • H01L2224/05089—Disposition of the additional element
    • H01L2224/05093—Disposition of the additional element of a plurality of vias
    • H01L2224/05096—Uniform arrangement, i.e. array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05556—Shape in side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05567—Disposition the external layer being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572—Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05573—Single external layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13005—Structure
    • H01L2224/13007—Bump connector smaller than the underlying bonding area, e.g. than the under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13023—Disposition the whole bump connector protruding from the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
    • H01L2224/81141—Guiding structures both on and outside the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/03—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01024—Chromium [Cr]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/301—Electrical effects
    • H01L2924/30107—Inductance

Definitions

  • the present invention relates to a technique for manufacturing a semiconductor wafer and a semiconductor device. More particularly, the present invention relates to a technique effectively applied to a configuration of through-hole electrodes formed inside a plurality of semiconductor chips that are three-dimensionally stacked and a method of manufacturing the same.
  • the three-dimensionally stacked semiconductor chips and the package substrate are electrically connected mainly by wire bonding. Therefore, the upper chip of the stacked semiconductor chips is required to be smaller than the lower chip. When chips having similar sizes are stacked, it is required to ensure wire-bonding areas by forming a structure with spacers between chips. This kind of electrical connection of wire bonding has high degree of freedom in routing and so it is a very effective way to realize electrical connections between a plurality of semiconductor chips in short TAT (Turn Around Time) and at low cost.
  • TAT Transmission Around Time
  • Patent Document 2 discloses a method to form through-hole electrodes of plate-filing type from the back surface of wafer with respect to a semiconductor wafer fixed on a holding member and thinned.
  • Patent Document 3 discloses a structure in which through-hole electrodes in hole-shape without filling plate from the back surface of wafer are formed and metal bumps are mechanically pressurized and filled inside the holes to connect chips.
  • a method using wire bonding is the main stream as a method of packaging a plurality of semiconductor chips stacked three-dimensionally. Meanwhile, it is predicted that, in the future, the wiring length will be a bottleneck to high-speed transmission, and ensuring bonding area will be a bottleneck to smaller and thinner packages.
  • the method disclosed in the Patent Document 2 to form electrodes of plate-filling type by developing plating on through-holes in the chip has, normally, a problem of considerable time required for the plating development (over a few hours) and a problem of technical difficulty in uniform development including that on through-holes with high aspect ratio.
  • an object of the present invention is to clear these problems described above to the fullest extent so as to provide a semiconductor wafer capable of forming through-hole electrodes therein at low cost and in short TAT and applicable for large-sized wafers and a structure of a semiconductor device and a method of manufacturing the same.
  • a semiconductor wafer of the present invention includes: a trench of tubular shape formed at a position to form a through-hole electrode of a silicon wafer; an insulating member buried inside and on an upper surface of the trench; a conducting film formed on an upper surface of the insulating member; a conducting member formed on an upper surface of the conducting film; and an external connection electrode formed electrically connected to the conducting film via the conducting member.
  • a method of manufacturing a semiconductor wafer of the present invention includes the steps of: forming a trench of tubular shape at a position to form a through-hole electrode of a silicon wafer; burying an insulating member inside and on an upper surface of the trench; forming a conducting film on an upper surface of the insulating member; and forming an external connection electrode electrically connected to the conducting film via the conducting member.
  • a method of manufacturing a semiconductor device of the present invention using the semiconductor wafer includes the steps of: thinning the semiconductor wafer from its back surface and exposing the insulating member buried inside the trench; dissolving the insulating member inside and on the upper surface of the trench through wet etching; and forming a hole in silicon reaching the conducting film by dropping a piece of silicon of an inner surface side of the trench.
  • a method of manufacturing a semiconductor device of the present invention includes the steps of: forming a trench of tubular shape at a position to form a through-hole electrode of a silicon wafer; burying an insulating member inside and on an upper surface of the trench; forming a conducting film on an upper surface of the insulating member; forming a conducting member on an upper surface of the conducting film; forming an external connection electrode electrically connected to the conducting film via the conducting member; thinning the semiconductor wafer from a back surface thereof and exposing the insulating member buried inside the trench; dissolving the insulating member inside and on the upper surface of the trench through wet etching; forming a hole in silicon reaching the conducting film by dropping a piece of silicon of an inner surface side of the trench; forming an insulating film on the whole of the back surface of the silicon wafer and an inner surface of the hole in silicon; removing the insulting film only on a bottom part of the hole in silicon to expose the conducting film; and forming a seed layer for
  • a semiconductor wafer of the present invention includes: a trench of tubular shape formed at a position to form a through-hole electrode of a silicon wafer; an insulating member buried inside and on an upper surface of the trench; a conducting film formed on an upper surface of the insulating member; a conducting member formed on an upper surface of the conducting film; and an I/O wiring, power wiring, or ground wiring inside an LSI formed electrically connected to the conducting film via the conducting member.
  • a method of manufacturing a semiconductor wafer of the present invention includes the steps of: forming a trench of tubular shape at a position to form a through-hole electrode of a silicon wafer; burying an insulating member inside and on an upper surface of the trench; forming a conducting film on an upper surface of the insulating member; forming a conducting member on an upper surface of the conducting film; and forming an I/O wiring, power wiring, or ground wiring inside an LSI electrically connected to the conducting film via the conducting member.
  • a method of manufacturing a semiconductor device of the present invention using the semiconductor wafer includes the steps of: thinning the semiconductor wafer from its back surface so as to expose the insulating member buried inside the trench; dissolving the insulating member inside and on the upper surface of the trench through wet etching; and forming a hole in silicon reaching the conducting film by dropping a piece of silicon of an inner surface side of the trench.
  • the method of manufacturing a semiconductor device of the present invention includes the steps of: forming a trench of tubular shape at a position to form a through-hole electrode of a silicon wafer; burying an insulating member inside and on an upper surface of the trench; forming a conducting film on an upper surface of the insulating member; forming a conducting member on an upper surface of the conducting film; forming an I/O wiring, power wiring, or ground wiring inside an LSI electrically connected to the conducting film via the conducting member; thinning the semiconductor wafer from its back surface so as to expose the insulating member buried inside the trench; dissolving the insulating member inside and on the upper surface of the trench through wet etching; forming a hole in silicon reaching the conducting film by dropping a piece of silicon of an inner surface side of the trench; forming an insulating film on an inner surface of the hole in silicon and whole of a back surface of the silicon wafer; removing the insulting film only on a bottom part of the hole in silicon so as to
  • a through-hole electrode is formed from a back surface side of a wafer, it is possible to provide a semiconductor wafer capable of forming through-hole electrodes therein at low cost and in short TAT which is applicable even for large-sized wafers, and a structure of a semiconductor device and a method of manufacturing the same.
  • FIG. 1A is a plan view showing main parts of a semiconductor wafer according to a first embodiment of the present invention
  • FIG. 1B is a cross sectional view of the semiconductor wafer shown in FIG. 1A cut along the cutting-plane line A-A;
  • FIG. 2A is a plan view showing a manufacturing step of the semiconductor wafer (main parts) according to the first embodiment of the present invention
  • FIG. 2B is a cross sectional view of the semiconductor wafer shown in FIG. 2A cut along the cutting-plane line B-B;
  • FIG. 3 is a cross sectional view showing a manufacturing step (continued from FIG. 2 ) of the semiconductor wafer (main parts) according to the first embodiment of the present invention
  • FIG. 4A is a plan view showing a manufacturing step of the semiconductor wafer (main parts of a modification example) according to the first embodiment of the present invention
  • FIG. 4B is a cross sectional view of the semiconductor wafer shown in FIG. 4A cut along the cutting-plane line B-B;
  • FIG. 5A is a plan view showing a manufacturing step of the semiconductor wafer (main parts of another modification example) according to the first embodiment of the present invention.
  • FIG. 5B is a cross sectional view of the semiconductor wafer shown in FIG. 5A cut along the cutting-plane line B-B;
  • FIG. 6 is a cross sectional view showing a manufacturing step (continued from FIG. 3 ) of the semiconductor wafer (main parts) according to the first embodiment of the present invention
  • FIG. 7 is a cross sectional view showing a manufacturing step (continued from FIG. 6 ) of the semiconductor wafer (main parts) according to the first embodiment of the present invention
  • FIG. 8 is a cross sectional view showing a manufacturing step (continued from FIG. 7 ) of the semiconductor wafer (main parts) according to the first embodiment of the present invention
  • FIG. 9 is a cross sectional view showing a manufacturing step of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention.
  • FIG. 10 is a cross sectional view showing a manufacturing step (continued from FIG. 9 ) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention
  • FIG. 11 is a cross sectional view showing a manufacturing step (continued from FIG. 10 ) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention
  • FIG. 12 is a cross sectional view showing a manufacturing step (continued from FIG. 11 ) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention
  • FIG. 13 is a cross sectional view showing a manufacturing step (continued from FIG. 12 ) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention
  • FIG. 14 is a cross sectional view showing a manufacturing step (continued from FIG. 13 ) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention
  • FIG. 15 is a cross sectional view showing a manufacturing step (continued from FIG. 14 ) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention
  • FIG. 16 is a cross sectional view showing a manufacturing step (continued from FIG. 15 ) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention
  • FIG. 17 is a cross sectional view showing a manufacturing step (continued from FIG. 16 ) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention
  • FIG. 18A is a plan view showing main parts of a semiconductor wafer according to a second embodiment of the present invention.
  • FIG. 18B is a cross sectional view of the semiconductor wafer shown in FIG. 18A cut along the cutting-plane line A-A;
  • FIG. 19A is a plan view showing main parts of the semiconductor wafer (modification example) according to the second embodiment of the present invention.
  • FIG. 19B is a cross sectional view of the semiconductor wafer shown in FIG. 19A cut along the cutting-plane line A-A;
  • FIG. 20 is a cross sectional view showing a manufacturing step of a semiconductor device using a semiconductor wafer according to a third embodiment of the present invention.
  • FIG. 21 is a cross sectional view showing a manufacturing step (continued from FIG. 20 ) of the semiconductor device using the semiconductor wafer according to the third embodiment of the present invention.
  • FIG. 22 is a cross sectional view showing a manufacturing step (continued from FIG. 21 ) of the semiconductor device using the semiconductor wafer according to the third embodiment of the present invention.
  • FIG. 23 is a cross sectional view showing a manufacturing step (continued from FIG. 22 ) of the semiconductor device using the semiconductor wafer according to the third embodiment of the present invention.
  • FIG. 24A is a plan view showing a manufacturing step (continued from FIG. 23 ) of main parts of the semiconductor device using the semiconductor wafer according to the third embodiment of the present invention.
  • FIG. 24B is a cross sectional view of the semiconductor wafer shown in FIG. 24A cut along the cutting-plane line A-A;
  • FIG. 25 is a cross sectional view showing a manufacturing step (continued from FIG. 24 ) of the semiconductor device using the semiconductor wafer according to the third embodiment of the present invention.
  • FIG. 26 is a cross sectional view showing a manufacturing step (a modification example continued from FIG. 24 ) of the semiconductor device using the semiconductor wafer according to the third embodiment of the present invention.
  • FIG. 27 is a diagram showing a comparison of manufacturing processes of LSI according to the first to third embodiments and an ordinary manufacturing process of LSI;
  • FIG. 28 is a diagram showing a method to electrically connect an LSI chip having a through-hole electrode and a stud bump of gold with an interposer chip formed according to the first to third embodiments of the present invention.
  • FIG. 29 is a diagram showing a method (continued from FIG. 28 ) to electrically connect the LSI chip having the through-hole electrode and the stud bump of gold with the interposer chip formed according to the first to third embodiments of the present invention.
  • the initial stage of manufacturing an LSI includes the steps of: forming a trench of tubular shape (cylindrical and the like) at a position to form a through-hole electrode through dry etching; filling the trench part with an insulating material (SiO 2 and the like) through CVD and simultaneously insulating a surface of a substrate (Si substrate and the like); forming a Poly-Si film to form a gate electrode of a transistor and simultaneously forming a Poly-Si film also on a surface of the trench part; and forming a columnar wiring via on the Poly-Si film to electrically connect the Poly-Si film with an external connection electrode.
  • the present invention includes the steps of: thinning a product wafer having trenches filled with the insulating material (SiO 2 and the like) described above by mechanical grinding (back grinding and the like) from a back surface side of the wafer fixed onto a holding member so as to expose the trench part described above from the back surface side; etching the exposed insulating material inside the trench by an etchant of the insulating material (SiO 2 and the like); and forming a through-hole without dry etching of silicon by dropping a piece of silicon inside of a portion surrounded by the tubular trench part.
  • the insulating material SiO 2 and the like
  • the present invention includes the steps of: forming an insulating film (SiO 2 and the like) by, for example, CVD on the whole surface of the back surface of the wafer with the through-hole formed therein; removing the insulating film only on a bottom part of the hole by wet etching on the insulating film of the bottom part of the hole after forming the insulating film described above; forming a through-hole electrode electrically connecting electrodes of front and back surfaces by forming an area including: the bottom part of the hole which includes the exposed part of the Poly-Si film described above electrically connected to the external connection electrode (Al electrode and the like) of the uppermost layer via the columnar wiring via; a sidewall part; and the back surface as a back-side plating electrode.
  • an insulating film SiO 2 and the like
  • FIG. 1 includes FIG. 1A of a plan view showing main parts of a semiconductor wafer according to a first embodiment of the present invention and FIG. 1B of a cross sectional view of FIG. 1A cut along the cutting-plane line A-A.
  • the semiconductor wafer of the present embodiment is also capable of being distributed as a product even in a form of semiconductor wafer other than manufacturing a semiconductor device as a product using the semiconductor wafer.
  • the semiconductor wafer of the present invention has, as shown in FIG. 1 , a tubular deep trench 2 formed in a silicon (Si) substrate 1 , and an insulating material 4 such as an oxide film which is an insulating member is filled inside and on an upper surface (field part 3 ) of the deep trench 2 .
  • the deep trench 2 is formed by dry etching, and the insulating material 4 is filled inside the tubular trench and the field part 3 by, for example, CVD.
  • a gate electrode film 5 such as a polycrystalline silicon (Poly-Si) film is formed and a metal film 6 such as tungsten (W) film is further formed as a conducting film.
  • the metal film 6 is electrically connected with an external connection electrode 9 such as aluminum (Al) electrode of the uppermost layer by a multi-layered (multilevel) columnar wiring via 7 as a conducting member.
  • an external connection electrode 9 such as aluminum (Al) electrode of the uppermost layer
  • a multi-layered (multilevel) columnar wiring via 7 as a conducting member.
  • the columnar wiring via is formed simultaneously with a process to form an Al wiring or a process to form a Cu wiring process, it is not necessary to form all of the wirings with the same material, and it may be consolidated with a tungsten (W) via.
  • W tungsten
  • other than the dry etching process to form the deep trench 2 processes till forming the columnar wiring via 7 are simultaneously performed in ordinary manufacturing steps of LSI.
  • FIG. 2 to FIG. 8 are diagrams (plan view, cross-sectional view) showing respective manufacturing steps of the semiconductor wafer (main parts) shown in FIG. 1 .
  • the field part (or active part) 3 which is normally formed on an isolation region, is formed on the silicon substrate 1 at a position and at the same time to form a through-hole electrode, and the cylindrical deep trench 2 is further formed.
  • the outside diameter of the deep trench 2 corresponds to the outside diameter of the through-hole electrode to form.
  • the depth of the deep trench 2 is about 50 to 70 ⁇ m, and it is sufficient as long as having a depth required to expose the trench part when thinning the wafer described below.
  • Outline and width thereof depends on the size of the through-hole electrode to form. At present, the outermost diameter is about 20 to 30 ⁇ m, and the width of the trench part is about 5 to 7 ⁇ m.
  • the insulating material 4 is buried inside the deep trench 2 and on the field part 3 through, for example, CVD, and the surface is planarized by CMP process.
  • the insulating material 4 is not necessary to be completely filled inside the deep trench 2 , and cavities and voids may be partly remained. This is caused by the etching process described below that results in dissolution of the buried insulating material 4 .
  • it is also effective to decrease stresses generated by thermal processes when cavities and voids are partly remained with respect to various thermal processes to be subjected in the following LSI manufacturing steps.
  • the shape of the deep trench 2 is not limited to tubular shape as shown in FIG. 2 .
  • a shape where a tubular deep trenches 2 a are doubly formed as shown in FIG. 4 ( FIG. 4A is a plan view, FIG. 4B is a cross-sectional view of FIG. 4A cut along the cutting-plane line B-B) and a shape where a deep trenches 2 b in cross-shape are formed in conjunction as shown in FIG. 5 ( FIG. 5A is a plan view, FIG. 5B is a cross-sectional view of FIG. 5A cut along the cutting-plane line B-B) are effective to improve a dissolution rate in the etching process described below.
  • FIG. 4 and FIG. 5 are specific variations thereof.
  • a polycrystalline silicon film is formed on the field part 3 to form the through-hole electrode.
  • the metal film 6 of tungsten (W) and the like is formed on the top of the gate electrode film 5 .
  • the series of processes are performed at the same time in the usual LSI manufacturing process.
  • a plurality of the columnar wiring vias 7 in columnar shape are formed so as to electrically connect the external connection electrode 9 of an Al electrode and the like and the metal film 6 that is a foundation thereof.
  • the series of processes are also performed at the same time in the LSI manufacturing process.
  • the columnar wiring via 7 is conventionally described as an embodiment that is electrically connected to the external connection electrode 9 of an Al electrode and the like, which is connected by wire bonding and the like.
  • this is premised on an LSI to which an existing wiring design is provided but this is based on a design concept where a through-hole electrode is formed so as to electrically connect external connection electrodes conventionally connected by wire bonding and the like.
  • FIG. 9 to FIG. 17 are cross sectional views showing respective manufacturing steps of a semiconductor device using the semiconductor wafer shown in FIG. 8 .
  • a manufacturing process of the semiconductor device in which through-hole electrodes are formed to the semiconductor device according to the present invention is not limited.
  • the wafer is mechanically grinded from its back surface to expose the above deep trench 2 as shown in FIG. 9 .
  • a finishing process such as dry polishing may be implemented.
  • the final thickness of the wafer is about 30 to 50 ⁇ m but it can be changed as needed according to the type of product.
  • it may be performed with a holding member such as glass previously attached. In this case, it may pose a great warpage by the internal stress of the wafer itself if it is performed to the wafer alone. Therefore, it is required to make the flatness high while transporting and processing of the manufacturing steps.
  • the insulating material 4 of an oxide film and the like buried in the deep trench 2 is dissolved through wet etching and the like.
  • the buried insulating material 4 is exposed from the back surface of the wafer by the wafer thinning. Therefore, dissolution of the insulating material 4 progresses from the back surface of the wafer.
  • a silicon piece inside the deep trenches 2 is floated ultimately.
  • a silicon hole (silicon hole part) is formed without performing a silicon process by conventional dry etching.
  • a thermal oxide film is formed through various thermal processes in the manufacturing process of LSI.
  • an insulating film 11 is formed again on the back surface of the wafer including the sidewalls and the bottom part of the silicon hole. Note that, when the wafer is fixed to a holding member such as glass by an adhesive and the like, it is required to form the film at a low temperature under the upper temperature limit of the adhesive fixing the glass (e.g., under 200° C.).
  • dry etching process or solution processing by laser may be used other than the above wet etching process.
  • the depth of laser processing can be controlled by composing the metal film 6 above the gate electrode film 5 by a high-melting point metal such as tungsten (W).
  • W tungsten
  • the thickness of the insulating film formed on the bottom part of the silicon hole is sufficiently thin compared to that formed on the flat back surface of the wafer. Therefore, only the insulating film 11 on the bottom part may be dissolved by adequately controlling the etching rate without using photolithography process.
  • the insulating film 11 formed on the sidewalls is removed similarly to that on the bottom part, it is possible to maintain the dielectric strength voltage without providing the resist mask 12 because the insulating film is overcoated again through CVD on the thermal oxide film originally formed in the manufacturing process of LSI.
  • a seed layer to perform electrolytic plating is formed.
  • a through-hole electrode (back electrode) 18 is formed of the seed layer and an electrolytic plating layer 14 through electrolytic plating process.
  • sputtering or metal CVD is used, and an Au seed layer is formed if a gold plating process is implemented on an upper layer of a barrier film of Cr, Ti, TiN and the like.
  • a gold stud bump 15 is formed as a bump on the external connection electrode 9 (Al electrode and the like).
  • the stud bump 15 can be formed after dicing into the chip size as the conventional process.
  • the stud bump 15 can be previously formed in the stage of the initial product wafer, i.e., the stage of the semiconductor wafer shown in FIG. 1 .
  • FIG. 18A and FIG. 19A are plan views showing main parts of a semiconductor wafer of a second embodiment of the invention and FIG. 18B and FIG. 19B are cross-sectional views of FIG. 18A and FIG. 19A cut along the cutting-plane line A-A.
  • the semiconductor wafer of the present embodiment has a structure where I/O cell wirings 16 are arranged just under the external connection electrode (Al electrode and the like) 9 as shown in FIG. 18 .
  • the I/O cell wiring structure is not provided under the electrode pad and it is structured only by the columnar wiring vias 7 electrically connecting between the metal film 6 and the external connection electrode 9 formed on an upper surface of the deep trench 2 .
  • the I/O cell wirings 16 of an I/O wiring, a power wiring, a ground wiring and the like in the LSI are consolidated in the structure here.
  • the design concept where the through-hole electrode is formed based on the existing wiring design of LSI is provided. Therefore, although the columnar wiring vias 7 electrically connected with the external connection electrode 9 are configured, if a specific design premised on a connection by through-hole electrodes from the back surface side is provided to the LSI, it is sufficient as long as the metal film as the foundation of the columnar wiring vias 7 is electrically connected to the global wiring part in the midst of the multilayer wiring which is conventionally wire-connected to the external connection electrode 9 . It is needless to say that the embodiments thereof will be different from each other according to respective morphologies of design of LSI.
  • FIG. 19 shows a structure where the gold stud bump 15 is formed on the external connection electrode in the stage of wafer to form the through-hole electrode.
  • the stud bump 15 is usually formed at the center of the electrode pad, it is preferable to bond the stud bump 15 avoiding forming it on the area just below the columnar wiring vias 7 where the potential of stress generation due to the mechanical load upon forming the stud bump is large.
  • FIG. 20 to FIG. 26 are plan views and cross-sectional views showing respective manufacturing steps of a semiconductor device using a semiconductor wafer of a third embodiment of the present invention.
  • a method of manufacturing an interposer chip by forming a through-hole electrode similarly to the above first embodiment on, for example, a wafer for interposer having the external connection electrodes 9 of one-layer wiring on the front/back sides is described.
  • the series of processes of: back grinding of silicon wafer ( FIG. 21 ); dropping the silicon piece ( FIG. 22 ); forming the insulating film 11 ( FIG. 23 ); forming the seed layer and the electrolytic plating layer 14 ( FIG. 24 ); and forming the stud bump 15 ( FIG. 25 , FIG. 26 ) with respect to the silicon wafer with the deep trench 2 and the external connection electrode 9 formed thereon is same as that of the product LSI described in the first embodiment.
  • the forming part of the gold stud bump 15 is configured only by the external connection electrode 9 and a thin-layer insulating film. Thus, damage may posed due to the load of bonding when forming the stud bump 15 .
  • a catalyser to accelerate the growth of the plating on the bottom part of the through-hole electrode 18 of the surface part of the back surface, a plating growth in which the seed layer and the electrolytic plating layer 14 become thick only on the bottom of the hole is made to improve the strength of electrode.
  • the gold stud bump 15 may be previously formed on the necessary external connection electrode 9 in a stage of wafer level with the wafer before thinned by mechanical grinding. In this manner, in the formation of the interposer chip, damage generation when forming the bump due to mechanical load can be avoided.
  • FIG. 27 shows a comparison of manufacturing processes of LSI according to the above first to third embodiments and a usual manufacturing process of LSI.
  • the manufacturing process of a semiconductor wafer is performed as the order of: forming a field; forming a deep trench; filling an oxide film; CMP planarizing; forming a poly-Si film; forming a metal film; forming a columnar wiring via; and forming an external connection electrode of the uppermost layer.
  • the following manufacturing process (back-end process) of a semiconductor device using the semiconductor wafer is performed as the order of: grinding on the back surface of the wafer (BG, DP); wet processing of oxide film (dropping the silicon piece); forming an insulating film (CVD); removing the insulating film on the bottom part of the hole (by etching or laser); forming a plating seed layer; electrolytic plating process; and patterning process of back electrode.
  • a feature lies in that the formation of deep trench corresponds to the formation process of isolation pattern, and all the following process can be realized corresponding to the steps of usual manufacturing process of LSI with few new processes used. Dry etching process to form the through-hole electrode after thinning the wafer in the back-end process becomes unnecessary by forming the deep trench in the manufacturing step of LSI previously. Therefore, without developing new equipment accommodating the large-sized wafers, it is possible to provide the formation of through-hole electrodes accommodating the large-sized wafers at low cost and easy way in the range of conventional wet etching process and plating process technologies.
  • FIG. 28 and FIG. 29 are diagrams showing a method for electrically connecting an LSI chip having the through-hole electrode and gold stud bump and the interposer chip formed according to the above first to third embodiments.
  • the LSI chip (formed in the above first embodiment) 21 having the through-hole electrode formed therein is arranged to the lower level, and the interposer chip (formed in the above third embodiment) 22 is arranged to the upper level.
  • the gold stud bump 15 formed on the interposer chip 22 of the upper level is pressed into the hole part of the through-hole electrode 18 formed on the LSI chip 21 of the lower level. Then the gold stud bump 15 is plastically deformed and filled inside the through-hole electrode 18 .
  • FIG. 29 By mechanically caulking this, as shown in FIG. 29 , the LSI chip 21 and the interposer chip 22 being stacked can be electrically connected.
  • the present embodiment it is possible to electrically connect the LSI chip 21 having the through-hole electrode 18 and stud bump 15 and the interposer chip 22 by only applying pressure at, for example, room temperature when stacking and connecting the LSI chip 21 and the interposer chip 22 . It is very simple compared to the conventional method of metal junction between bumps where stacked chips are heated to 200 to 300° C. to connect, and so environmental load can be reduced.
  • a dry etching process on silicon and interlayer insulating films and the like from the back surface side of the thinned wafer is eliminated by forming the deep trench 2 at a position to form the through-hole electrode at the stage of manufacturing process of LSI. It makes possible to form through-hole electrodes on the large-sized wafer of such as 12 inch, so that the manufacturing cost can be significantly reduced.
  • a semiconductor wafer which enables formation of through-hole electrodes at low coat and in short TAT even for the large-sized wafers, a structure of a semiconductor device and a method of manufacturing the same can be provided in the case of forming a through-hole electrode from the back surface of the wafer.
  • a semiconductor wafer and a technology of manufacturing a semiconductor according to the present invention is applicable to a structure of through-hole electrode formed inside a plurality of chips which are stacked three-dimensionally and a method of manufacturing the same.

Abstract

A semiconductor wafer comprising: a tubular trench formed at a position to form a through-hole electrode of a wafer; an insulating member buried inside the trench and on an upper surface of the trench; a gate electrode film and a metal film formed on an upper surface of the insulating member; a multilevel columnar wiring via formed on an upper surface of the metal film; and an external connection electrode formed electrically connected to the metal film via the multilevel columnar wiring via. In this manner, it is unnecessary to have a new process of dry etching to form a through-hole electrode after thinning the wafer and equipment development. Moreover, introduction of a specific design enables formation of through-hole electrodes with significantly reduced difficulties of respective processes.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • The present application is a Divisional Application of U.S. patent application Ser. No. 11/891,458, filed on Aug. 10, 2007, which claims priority from Japanese Patent Application No. JP 2006-265873 filed on Sep. 28, 2006, the content of both of which are hereby incorporated by reference into this application for all purposes.
    • TECHNICAL FIELD OF THE INVENTION
  • The present invention relates to a technique for manufacturing a semiconductor wafer and a semiconductor device. More particularly, the present invention relates to a technique effectively applied to a configuration of through-hole electrodes formed inside a plurality of semiconductor chips that are three-dimensionally stacked and a method of manufacturing the same.
    • BACKGROUND OF THE INVENTION
  • In recent years, system-in-package technology which realizes a high-performance system in a short period by high-densely packaging a plurality of semiconductor chips having integrated circuits mounted thereon attracts attention, and manufacturers respectively suggest various packaging structures. Particularly, stacked package which can significantly make the size smaller by three-dimensionally stacking a plurality of semiconductor chips has actively developed.
  • For example, as disclosed in Japanese Patent Application Laid-Open Publication No. 11-204720 (Patent Document 1), the three-dimensionally stacked semiconductor chips and the package substrate are electrically connected mainly by wire bonding. Therefore, the upper chip of the stacked semiconductor chips is required to be smaller than the lower chip. When chips having similar sizes are stacked, it is required to ensure wire-bonding areas by forming a structure with spacers between chips. This kind of electrical connection of wire bonding has high degree of freedom in routing and so it is a very effective way to realize electrical connections between a plurality of semiconductor chips in short TAT (Turn Around Time) and at low cost.
  • However, in wire bonding connection, it is required to bond all of the wirings from a plurality of chip electrodes to the package substrate once and then wiring again to another chip. Accordingly, there have been problems of very long connection length between chips and of very high density of wiring on the package substrate. Due to the problems, inductance between chips increases so that high-speed transmission gets to be difficult. And moreover, yield is reduced as density on the package substrate gets higher, and the substrate cost may be increased.
  • For these problems in wire bonding, a method to form electrodes penetrating through the chip and connect upper and lower chips is suggested. For example, Japanese Patent Application Laid-Open Publication No. 2004-342990 (Patent Document 2) discloses a method to form through-hole electrodes of plate-filing type from the back surface of wafer with respect to a semiconductor wafer fixed on a holding member and thinned. Japanese Patent Application Laid-Open Publication No. 2005-340389 (Patent Document 3) discloses a structure in which through-hole electrodes in hole-shape without filling plate from the back surface of wafer are formed and metal bumps are mechanically pressurized and filled inside the holes to connect chips.
    • SUMMARY OF THE INVENTION
  • As described above, a method using wire bonding is the main stream as a method of packaging a plurality of semiconductor chips stacked three-dimensionally. Meanwhile, it is predicted that, in the future, the wiring length will be a bottleneck to high-speed transmission, and ensuring bonding area will be a bottleneck to smaller and thinner packages.
  • For these problems, a method of three-dimensional interconnection between chips by shortest-length wiring using through-hole electrodes is suggested. Meanwhile, in the process to form through-hole electrodes through silicon, as represented by dry etching to form through-hole portions, it requires to develop a new process which hasn't existed in the past packaging process. Consequently, as compared to conventional three-dimensional packages using wire bonding, manufacturing cost of the above process increases, and moreover, following new facility development and infrastructure building. They are major heavy drags on practical application.
  • Further, the method disclosed in the Patent Document 2 to form electrodes of plate-filling type by developing plating on through-holes in the chip has, normally, a problem of considerable time required for the plating development (over a few hours) and a problem of technical difficulty in uniform development including that on through-holes with high aspect ratio.
  • Still further, although the method disclosed in the Patent Document 3 simplifies the process in view of omitting filling of plating, it has the same problem of necessity of new process development such as dry etching.
  • In consideration of these problems described above, an object of the present invention is to clear these problems described above to the fullest extent so as to provide a semiconductor wafer capable of forming through-hole electrodes therein at low cost and in short TAT and applicable for large-sized wafers and a structure of a semiconductor device and a method of manufacturing the same.
  • The above and other objects and novel characteristics of the present invention will be apparent from the description of this specification and the accompanying drawings.
  • The typical ones of the inventions disclosed in this application will be briefly described as follows.
  • (1) A semiconductor wafer of the present invention includes: a trench of tubular shape formed at a position to form a through-hole electrode of a silicon wafer; an insulating member buried inside and on an upper surface of the trench; a conducting film formed on an upper surface of the insulating member; a conducting member formed on an upper surface of the conducting film; and an external connection electrode formed electrically connected to the conducting film via the conducting member.
  • And, a method of manufacturing a semiconductor wafer of the present invention includes the steps of: forming a trench of tubular shape at a position to form a through-hole electrode of a silicon wafer; burying an insulating member inside and on an upper surface of the trench; forming a conducting film on an upper surface of the insulating member; and forming an external connection electrode electrically connected to the conducting film via the conducting member.
  • Further, a method of manufacturing a semiconductor device of the present invention using the semiconductor wafer includes the steps of: thinning the semiconductor wafer from its back surface and exposing the insulating member buried inside the trench; dissolving the insulating member inside and on the upper surface of the trench through wet etching; and forming a hole in silicon reaching the conducting film by dropping a piece of silicon of an inner surface side of the trench.
  • Alternatively, a method of manufacturing a semiconductor device of the present invention includes the steps of: forming a trench of tubular shape at a position to form a through-hole electrode of a silicon wafer; burying an insulating member inside and on an upper surface of the trench; forming a conducting film on an upper surface of the insulating member; forming a conducting member on an upper surface of the conducting film; forming an external connection electrode electrically connected to the conducting film via the conducting member; thinning the semiconductor wafer from a back surface thereof and exposing the insulating member buried inside the trench; dissolving the insulating member inside and on the upper surface of the trench through wet etching; forming a hole in silicon reaching the conducting film by dropping a piece of silicon of an inner surface side of the trench; forming an insulating film on the whole of the back surface of the silicon wafer and an inner surface of the hole in silicon; removing the insulting film only on a bottom part of the hole in silicon to expose the conducting film; and forming a seed layer for electrolytic plating and an electrolytic plating film in a predetermined area on the inner surface of the hole in silicon and the back surface of the silicon wafer so as to form a through-hole electrode electrically connected to the external connection electrode.
  • (2) A semiconductor wafer of the present invention includes: a trench of tubular shape formed at a position to form a through-hole electrode of a silicon wafer; an insulating member buried inside and on an upper surface of the trench; a conducting film formed on an upper surface of the insulating member; a conducting member formed on an upper surface of the conducting film; and an I/O wiring, power wiring, or ground wiring inside an LSI formed electrically connected to the conducting film via the conducting member.
  • And, a method of manufacturing a semiconductor wafer of the present invention includes the steps of: forming a trench of tubular shape at a position to form a through-hole electrode of a silicon wafer; burying an insulating member inside and on an upper surface of the trench; forming a conducting film on an upper surface of the insulating member; forming a conducting member on an upper surface of the conducting film; and forming an I/O wiring, power wiring, or ground wiring inside an LSI electrically connected to the conducting film via the conducting member.
  • Further, a method of manufacturing a semiconductor device of the present invention using the semiconductor wafer includes the steps of: thinning the semiconductor wafer from its back surface so as to expose the insulating member buried inside the trench; dissolving the insulating member inside and on the upper surface of the trench through wet etching; and forming a hole in silicon reaching the conducting film by dropping a piece of silicon of an inner surface side of the trench.
  • Alternatively, the method of manufacturing a semiconductor device of the present invention includes the steps of: forming a trench of tubular shape at a position to form a through-hole electrode of a silicon wafer; burying an insulating member inside and on an upper surface of the trench; forming a conducting film on an upper surface of the insulating member; forming a conducting member on an upper surface of the conducting film; forming an I/O wiring, power wiring, or ground wiring inside an LSI electrically connected to the conducting film via the conducting member; thinning the semiconductor wafer from its back surface so as to expose the insulating member buried inside the trench; dissolving the insulating member inside and on the upper surface of the trench through wet etching; forming a hole in silicon reaching the conducting film by dropping a piece of silicon of an inner surface side of the trench; forming an insulating film on an inner surface of the hole in silicon and whole of a back surface of the silicon wafer; removing the insulting film only on a bottom part of the hole in silicon so as to expose the conducting film; and forming a seed layer for electrolytic plating and an electrolytic plating film in a predetermined area on the inner surface of the hole in silicon and the back surface of the silicon wafer so as to form a through-hole electrode electrically connected to the external connection electrode.
  • The effects obtained by typical aspects of the present invention will be briefly described below.
  • According to the present invention, in cases where a through-hole electrode is formed from a back surface side of a wafer, it is possible to provide a semiconductor wafer capable of forming through-hole electrodes therein at low cost and in short TAT which is applicable even for large-sized wafers, and a structure of a semiconductor device and a method of manufacturing the same.
    • BRIEF DESCRIPTIONS OF THE DRAWINGS
  • FIG. 1A is a plan view showing main parts of a semiconductor wafer according to a first embodiment of the present invention;
  • FIG. 1B is a cross sectional view of the semiconductor wafer shown in FIG. 1A cut along the cutting-plane line A-A;
  • FIG. 2A is a plan view showing a manufacturing step of the semiconductor wafer (main parts) according to the first embodiment of the present invention;
  • FIG. 2B is a cross sectional view of the semiconductor wafer shown in FIG. 2A cut along the cutting-plane line B-B;
  • FIG. 3 is a cross sectional view showing a manufacturing step (continued from FIG. 2) of the semiconductor wafer (main parts) according to the first embodiment of the present invention;
  • FIG. 4A is a plan view showing a manufacturing step of the semiconductor wafer (main parts of a modification example) according to the first embodiment of the present invention;
  • FIG. 4B is a cross sectional view of the semiconductor wafer shown in FIG. 4A cut along the cutting-plane line B-B;
  • FIG. 5A is a plan view showing a manufacturing step of the semiconductor wafer (main parts of another modification example) according to the first embodiment of the present invention;
  • FIG. 5B is a cross sectional view of the semiconductor wafer shown in FIG. 5A cut along the cutting-plane line B-B;
  • FIG. 6 is a cross sectional view showing a manufacturing step (continued from FIG. 3) of the semiconductor wafer (main parts) according to the first embodiment of the present invention;
  • FIG. 7 is a cross sectional view showing a manufacturing step (continued from FIG. 6) of the semiconductor wafer (main parts) according to the first embodiment of the present invention;
  • FIG. 8 is a cross sectional view showing a manufacturing step (continued from FIG. 7) of the semiconductor wafer (main parts) according to the first embodiment of the present invention;
  • FIG. 9 is a cross sectional view showing a manufacturing step of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention;
  • FIG. 10 is a cross sectional view showing a manufacturing step (continued from FIG. 9) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention;
  • FIG. 11 is a cross sectional view showing a manufacturing step (continued from FIG. 10) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention;
  • FIG. 12 is a cross sectional view showing a manufacturing step (continued from FIG. 11) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention;
  • FIG. 13 is a cross sectional view showing a manufacturing step (continued from FIG. 12) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention;
  • FIG. 14 is a cross sectional view showing a manufacturing step (continued from FIG. 13) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention;
  • FIG. 15 is a cross sectional view showing a manufacturing step (continued from FIG. 14) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention;
  • FIG. 16 is a cross sectional view showing a manufacturing step (continued from FIG. 15) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention;
  • FIG. 17 is a cross sectional view showing a manufacturing step (continued from FIG. 16) of a semiconductor device (main parts) using the semiconductor wafer according to the first embodiment of the present invention;
  • FIG. 18A is a plan view showing main parts of a semiconductor wafer according to a second embodiment of the present invention;
  • FIG. 18B is a cross sectional view of the semiconductor wafer shown in FIG. 18A cut along the cutting-plane line A-A;
  • FIG. 19A is a plan view showing main parts of the semiconductor wafer (modification example) according to the second embodiment of the present invention;
  • FIG. 19B is a cross sectional view of the semiconductor wafer shown in FIG. 19A cut along the cutting-plane line A-A;
  • FIG. 20 is a cross sectional view showing a manufacturing step of a semiconductor device using a semiconductor wafer according to a third embodiment of the present invention;
  • FIG. 21 is a cross sectional view showing a manufacturing step (continued from FIG. 20) of the semiconductor device using the semiconductor wafer according to the third embodiment of the present invention;
  • FIG. 22 is a cross sectional view showing a manufacturing step (continued from FIG. 21) of the semiconductor device using the semiconductor wafer according to the third embodiment of the present invention;
  • FIG. 23 is a cross sectional view showing a manufacturing step (continued from FIG. 22) of the semiconductor device using the semiconductor wafer according to the third embodiment of the present invention;
  • FIG. 24A is a plan view showing a manufacturing step (continued from FIG. 23) of main parts of the semiconductor device using the semiconductor wafer according to the third embodiment of the present invention;
  • FIG. 24B is a cross sectional view of the semiconductor wafer shown in FIG. 24A cut along the cutting-plane line A-A;
  • FIG. 25 is a cross sectional view showing a manufacturing step (continued from FIG. 24) of the semiconductor device using the semiconductor wafer according to the third embodiment of the present invention;
  • FIG. 26 is a cross sectional view showing a manufacturing step (a modification example continued from FIG. 24) of the semiconductor device using the semiconductor wafer according to the third embodiment of the present invention;
  • FIG. 27 is a diagram showing a comparison of manufacturing processes of LSI according to the first to third embodiments and an ordinary manufacturing process of LSI;
  • FIG. 28 is a diagram showing a method to electrically connect an LSI chip having a through-hole electrode and a stud bump of gold with an interposer chip formed according to the first to third embodiments of the present invention; and
  • FIG. 29 is a diagram showing a method (continued from FIG. 28) to electrically connect the LSI chip having the through-hole electrode and the stud bump of gold with the interposer chip formed according to the first to third embodiments of the present invention.
    •  DESCRIPTIONS OF THE PREFERRED EMBODIMENTS
  • Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings. Note that components having the same function are denoted by the same reference symbols throughout the drawings for describing the embodiment, and the repetitive description thereof will be omitted.
    • Outline of Embodiments of the Present Invention
  • In the present invention, the initial stage of manufacturing an LSI includes the steps of: forming a trench of tubular shape (cylindrical and the like) at a position to form a through-hole electrode through dry etching; filling the trench part with an insulating material (SiO2 and the like) through CVD and simultaneously insulating a surface of a substrate (Si substrate and the like); forming a Poly-Si film to form a gate electrode of a transistor and simultaneously forming a Poly-Si film also on a surface of the trench part; and forming a columnar wiring via on the Poly-Si film to electrically connect the Poly-Si film with an external connection electrode.
  • Further, the present invention includes the steps of: thinning a product wafer having trenches filled with the insulating material (SiO2 and the like) described above by mechanical grinding (back grinding and the like) from a back surface side of the wafer fixed onto a holding member so as to expose the trench part described above from the back surface side; etching the exposed insulating material inside the trench by an etchant of the insulating material (SiO2 and the like); and forming a through-hole without dry etching of silicon by dropping a piece of silicon inside of a portion surrounded by the tubular trench part.
  • Next, the present invention includes the steps of: forming an insulating film (SiO2 and the like) by, for example, CVD on the whole surface of the back surface of the wafer with the through-hole formed therein; removing the insulating film only on a bottom part of the hole by wet etching on the insulating film of the bottom part of the hole after forming the insulating film described above; forming a through-hole electrode electrically connecting electrodes of front and back surfaces by forming an area including: the bottom part of the hole which includes the exposed part of the Poly-Si film described above electrically connected to the external connection electrode (Al electrode and the like) of the uppermost layer via the columnar wiring via; a sidewall part; and the back surface as a back-side plating electrode.
  • In the following, respective embodiments based on the outline of embodiments of the present invention are concretely described.
    • First Embodiment
  • FIG. 1 includes FIG. 1A of a plan view showing main parts of a semiconductor wafer according to a first embodiment of the present invention and FIG. 1B of a cross sectional view of FIG. 1A cut along the cutting-plane line A-A.
  • The semiconductor wafer of the present embodiment is also capable of being distributed as a product even in a form of semiconductor wafer other than manufacturing a semiconductor device as a product using the semiconductor wafer.
  • The semiconductor wafer of the present invention has, as shown in FIG. 1, a tubular deep trench 2 formed in a silicon (Si) substrate 1, and an insulating material 4 such as an oxide film which is an insulating member is filled inside and on an upper surface (field part 3) of the deep trench 2. The deep trench 2 is formed by dry etching, and the insulating material 4 is filled inside the tubular trench and the field part 3 by, for example, CVD. As an upper layer of the insulating material 4, a gate electrode film 5 such as a polycrystalline silicon (Poly-Si) film is formed and a metal film 6 such as tungsten (W) film is further formed as a conducting film. It is structured that the metal film 6 is electrically connected with an external connection electrode 9 such as aluminum (Al) electrode of the uppermost layer by a multi-layered (multilevel) columnar wiring via 7 as a conducting member. Although the columnar wiring via is formed simultaneously with a process to form an Al wiring or a process to form a Cu wiring process, it is not necessary to form all of the wirings with the same material, and it may be consolidated with a tungsten (W) via. Herein, other than the dry etching process to form the deep trench 2, processes till forming the columnar wiring via 7 are simultaneously performed in ordinary manufacturing steps of LSI.
  • FIG. 2 to FIG. 8 are diagrams (plan view, cross-sectional view) showing respective manufacturing steps of the semiconductor wafer (main parts) shown in FIG. 1.
  • As shown in FIG. 2 (FIG. 2A is a plan view, FIG. 2B is a cross sectional view along the cutting-plane line B-B), the field part (or active part) 3, which is normally formed on an isolation region, is formed on the silicon substrate 1 at a position and at the same time to form a through-hole electrode, and the cylindrical deep trench 2 is further formed. Herein, the outside diameter of the deep trench 2 corresponds to the outside diameter of the through-hole electrode to form. The depth of the deep trench 2 is about 50 to 70 μm, and it is sufficient as long as having a depth required to expose the trench part when thinning the wafer described below. Outline and width thereof depends on the size of the through-hole electrode to form. At present, the outermost diameter is about 20 to 30 μm, and the width of the trench part is about 5 to 7 μm.
  • Next, as shown in FIG. 3, the insulating material 4 is buried inside the deep trench 2 and on the field part 3 through, for example, CVD, and the surface is planarized by CMP process. Here, the insulating material 4 is not necessary to be completely filled inside the deep trench 2, and cavities and voids may be partly remained. This is caused by the etching process described below that results in dissolution of the buried insulating material 4. In addition, it is also effective to decrease stresses generated by thermal processes when cavities and voids are partly remained with respect to various thermal processes to be subjected in the following LSI manufacturing steps.
  • Therefore, the shape of the deep trench 2 is not limited to tubular shape as shown in FIG. 2. A shape where a tubular deep trenches 2 a are doubly formed as shown in FIG. 4 (FIG. 4A is a plan view, FIG. 4B is a cross-sectional view of FIG. 4A cut along the cutting-plane line B-B) and a shape where a deep trenches 2 b in cross-shape are formed in conjunction as shown in FIG. 5 (FIG. 5A is a plan view, FIG. 5B is a cross-sectional view of FIG. 5A cut along the cutting-plane line B-B) are effective to improve a dissolution rate in the etching process described below. FIG. 4 and FIG. 5 are specific variations thereof.
  • Next, as shown in FIG. 6, at the same time with forming the gate electrode film 5 of a polycrystalline silicon film on the isolation region, a polycrystalline silicon film is formed on the field part 3 to form the through-hole electrode. Moreover, as shown in FIG. 7, the metal film 6 of tungsten (W) and the like is formed on the top of the gate electrode film 5. The series of processes are performed at the same time in the usual LSI manufacturing process.
  • Next, as shown in FIG. 8, a plurality of the columnar wiring vias 7 in columnar shape are formed so as to electrically connect the external connection electrode 9 of an Al electrode and the like and the metal film 6 that is a foundation thereof. The series of processes are also performed at the same time in the LSI manufacturing process.
  • Meanwhile, the columnar wiring via 7 is conventionally described as an embodiment that is electrically connected to the external connection electrode 9 of an Al electrode and the like, which is connected by wire bonding and the like. However, this is premised on an LSI to which an existing wiring design is provided but this is based on a design concept where a through-hole electrode is formed so as to electrically connect external connection electrodes conventionally connected by wire bonding and the like. However, in an LSI to which a specific design which is premised on connection via through-hole electrodes from the back surface side is provided, it is sufficient as long as the metal film 6 that is a foundation of the columnar wiring vias 7 is electrically connected to a global wiring part in the midst of the stacked wiring part which is conventionally wire-connected to the external connection electrode 9. It is needless to say that embodiments will be different from each other according to respective morphologies of design of LSI.
  • FIG. 9 to FIG. 17 are cross sectional views showing respective manufacturing steps of a semiconductor device using the semiconductor wafer shown in FIG. 8. In other words, a manufacturing process of the semiconductor device in which through-hole electrodes are formed to the semiconductor device according to the present invention.
  • First, for the semiconductor device according to the present embodiment, the wafer is mechanically grinded from its back surface to expose the above deep trench 2 as shown in FIG. 9. After that, a finishing process such as dry polishing may be implemented. The final thickness of the wafer is about 30 to 50 μm but it can be changed as needed according to the type of product. Especially, when thinning the wafer down to less than about 50 μm, it may be performed with a holding member such as glass previously attached. In this case, it may pose a great warpage by the internal stress of the wafer itself if it is performed to the wafer alone. Therefore, it is required to make the flatness high while transporting and processing of the manufacturing steps.
  • Next, as shown in FIG. 10, the insulating material 4 of an oxide film and the like buried in the deep trench 2 is dissolved through wet etching and the like. The buried insulating material 4 is exposed from the back surface of the wafer by the wafer thinning. Therefore, dissolution of the insulating material 4 progresses from the back surface of the wafer. By dissolving the whole buried insulating material 4, as shown in FIG. 11, a silicon piece inside the deep trenches 2 is floated ultimately.
  • Further, as shown in FIG. 12, in a washing step after the wet etching, by dropping the floating silicon piece 17, a silicon hole (silicon hole part) is formed without performing a silicon process by conventional dry etching. On sidewalls of the silicon hole, a thermal oxide film is formed through various thermal processes in the manufacturing process of LSI. However, since electrical insulation is needed including on the back surface of the wafer, as shown in FIG. 13, an insulating film 11 is formed again on the back surface of the wafer including the sidewalls and the bottom part of the silicon hole. Note that, when the wafer is fixed to a holding member such as glass by an adhesive and the like, it is required to form the film at a low temperature under the upper temperature limit of the adhesive fixing the glass (e.g., under 200° C.).
  • Next, as shown in FIG. 14, only the insulating film on the bottom part of the silicon hole is removed. To form an electrical contact part, a hole-filling photolithography is performed and the back surface of the wafer and the sidewalls of the silicon hole are coated by a resist mask 12 as shown in the figure. When the photolithography process is performed from the back surface of the wafer, an alignment mark which can be recognized from the back surface is needed. For this, by forming the above deep trenches on, for example, a specific scribe area, the exposed cross-sectional shape of the trench after thinning can be used as recognition marks. In this manner, it is possible to perform photolithography on the back surface of the wafer without particular kind of photolithography equipment to recognize alignment marks on a circuit surface of the wafer by diverting conventional equipment. By performing wet etching process while coated by the resist mask 12, as shown in FIG. 15, the insulating film 11 formed on the bottom part is dissolved so as to form a contact part 13.
  • To remove the insulating film 11 on the bottom part, dry etching process or solution processing by laser may be used other than the above wet etching process. When using laser, although the gate electrode film 5 of a polycrystalline Si film is dissolved at the same time, the depth of laser processing can be controlled by composing the metal film 6 above the gate electrode film 5 by a high-melting point metal such as tungsten (W). In the etching process, the thickness of the insulating film formed on the bottom part of the silicon hole is sufficiently thin compared to that formed on the flat back surface of the wafer. Therefore, only the insulating film 11 on the bottom part may be dissolved by adequately controlling the etching rate without using photolithography process. Although the insulating film 11 formed on the sidewalls is removed similarly to that on the bottom part, it is possible to maintain the dielectric strength voltage without providing the resist mask 12 because the insulating film is overcoated again through CVD on the thermal oxide film originally formed in the manufacturing process of LSI.
  • Finally, as shown in FIG. 16, a seed layer to perform electrolytic plating is formed. After that, a through-hole electrode (back electrode) 18 is formed of the seed layer and an electrolytic plating layer 14 through electrolytic plating process. Here, to form the seed layer, sputtering or metal CVD is used, and an Au seed layer is formed if a gold plating process is implemented on an upper layer of a barrier film of Cr, Ti, TiN and the like. Electrolytic plating after that does not require plate filling inside the hole, and has only to form a thin-layer plating with a thickness of 3 to 5 μm, thereby finishing the process in a short plating time.
  • After that, as shown in FIG. 17, a gold stud bump 15 is formed as a bump on the external connection electrode 9 (Al electrode and the like). The stud bump 15 can be formed after dicing into the chip size as the conventional process. The stud bump 15 can be previously formed in the stage of the initial product wafer, i.e., the stage of the semiconductor wafer shown in FIG. 1.
    • Second Embodiment
  • FIG. 18A and FIG. 19A are plan views showing main parts of a semiconductor wafer of a second embodiment of the invention and FIG. 18B and FIG. 19B are cross-sectional views of FIG. 18A and FIG. 19A cut along the cutting-plane line A-A.
  • The semiconductor wafer of the present embodiment has a structure where I/O cell wirings 16 are arranged just under the external connection electrode (Al electrode and the like) 9 as shown in FIG. 18. Upon accelerating shrinkage of chip size, it is effective to put in the I/O cell wirings 16 also under an electrode pad. In the cross-sectional structure of FIG. 1, the I/O cell wiring structure is not provided under the electrode pad and it is structured only by the columnar wiring vias 7 electrically connecting between the metal film 6 and the external connection electrode 9 formed on an upper surface of the deep trench 2. In contrast, under the electrode pad, in addition to the columnar wiring vias 7 electrically connecting the metal film 6 and the external connection electrode 9 formed on the upper surface of the deep trench 2, the I/O cell wirings 16 of an I/O wiring, a power wiring, a ground wiring and the like in the LSI are consolidated in the structure here.
  • Note that, as described above, also in the present embodiment the design concept where the through-hole electrode is formed based on the existing wiring design of LSI is provided. Therefore, although the columnar wiring vias 7 electrically connected with the external connection electrode 9 are configured, if a specific design premised on a connection by through-hole electrodes from the back surface side is provided to the LSI, it is sufficient as long as the metal film as the foundation of the columnar wiring vias 7 is electrically connected to the global wiring part in the midst of the multilayer wiring which is conventionally wire-connected to the external connection electrode 9. It is needless to say that the embodiments thereof will be different from each other according to respective morphologies of design of LSI.
  • FIG. 19 shows a structure where the gold stud bump 15 is formed on the external connection electrode in the stage of wafer to form the through-hole electrode. Although the stud bump 15 is usually formed at the center of the electrode pad, it is preferable to bond the stud bump 15 avoiding forming it on the area just below the columnar wiring vias 7 where the potential of stress generation due to the mechanical load upon forming the stud bump is large.
    • Third Embodiment
  • FIG. 20 to FIG. 26 are plan views and cross-sectional views showing respective manufacturing steps of a semiconductor device using a semiconductor wafer of a third embodiment of the present invention.
  • In the present embodiment, a method of manufacturing an interposer chip by forming a through-hole electrode similarly to the above first embodiment on, for example, a wafer for interposer having the external connection electrodes 9 of one-layer wiring on the front/back sides is described. As shown in FIG. 20, the series of processes of: back grinding of silicon wafer (FIG. 21); dropping the silicon piece (FIG. 22); forming the insulating film 11 (FIG. 23); forming the seed layer and the electrolytic plating layer 14 (FIG. 24); and forming the stud bump 15 (FIG. 25, FIG. 26) with respect to the silicon wafer with the deep trench 2 and the external connection electrode 9 formed thereon is same as that of the product LSI described in the first embodiment. However, as shown in FIG. 24, the forming part of the gold stud bump 15 is configured only by the external connection electrode 9 and a thin-layer insulating film. Thus, damage may posed due to the load of bonding when forming the stud bump 15.
  • Therefore, as shown in FIG. 25, by devising a catalyser to accelerate the growth of the plating on the bottom part of the through-hole electrode 18 of the surface part of the back surface, a plating growth in which the seed layer and the electrolytic plating layer 14 become thick only on the bottom of the hole is made to improve the strength of electrode. Alternatively, as shown in FIG. 26, it is preferable to make the stress decreased by forming the gold stud bump 15 offsetting toward one side. The amount of offset in this case is more than an extent that the center of the stud bump 15 is not overlapping. Still alternatively, the gold stud bump 15 may be previously formed on the necessary external connection electrode 9 in a stage of wafer level with the wafer before thinned by mechanical grinding. In this manner, in the formation of the interposer chip, damage generation when forming the bump due to mechanical load can be avoided.
  • (Comparison of the First to Third Embodiments and a Usual Manufacturing Process of LSI)
  • FIG. 27 shows a comparison of manufacturing processes of LSI according to the above first to third embodiments and a usual manufacturing process of LSI.
  • In the manufacturing processes of LSI according to above-described first to third embodiments, as shown in FIG. 27, the manufacturing process of a semiconductor wafer is performed as the order of: forming a field; forming a deep trench; filling an oxide film; CMP planarizing; forming a poly-Si film; forming a metal film; forming a columnar wiring via; and forming an external connection electrode of the uppermost layer. The following manufacturing process (back-end process) of a semiconductor device using the semiconductor wafer is performed as the order of: grinding on the back surface of the wafer (BG, DP); wet processing of oxide film (dropping the silicon piece); forming an insulating film (CVD); removing the insulating film on the bottom part of the hole (by etching or laser); forming a plating seed layer; electrolytic plating process; and patterning process of back electrode.
  • As shown in FIG. 27, a feature lies in that the formation of deep trench corresponds to the formation process of isolation pattern, and all the following process can be realized corresponding to the steps of usual manufacturing process of LSI with few new processes used. Dry etching process to form the through-hole electrode after thinning the wafer in the back-end process becomes unnecessary by forming the deep trench in the manufacturing step of LSI previously. Therefore, without developing new equipment accommodating the large-sized wafers, it is possible to provide the formation of through-hole electrodes accommodating the large-sized wafers at low cost and easy way in the range of conventional wet etching process and plating process technologies.
  • (Electrical Connection Configuration of a Chip According to the First to Third Embodiments)
  • FIG. 28 and FIG. 29 are diagrams showing a method for electrically connecting an LSI chip having the through-hole electrode and gold stud bump and the interposer chip formed according to the above first to third embodiments.
  • As shown in FIG. 28, the LSI chip (formed in the above first embodiment) 21 having the through-hole electrode formed therein is arranged to the lower level, and the interposer chip (formed in the above third embodiment) 22 is arranged to the upper level. The gold stud bump 15 formed on the interposer chip 22 of the upper level is pressed into the hole part of the through-hole electrode 18 formed on the LSI chip 21 of the lower level. Then the gold stud bump 15 is plastically deformed and filled inside the through-hole electrode 18. By mechanically caulking this, as shown in FIG. 29, the LSI chip 21 and the interposer chip 22 being stacked can be electrically connected.
  • In this manner, according to the present embodiment, it is possible to electrically connect the LSI chip 21 having the through-hole electrode 18 and stud bump 15 and the interposer chip 22 by only applying pressure at, for example, room temperature when stacking and connecting the LSI chip 21 and the interposer chip 22. It is very simple compared to the conventional method of metal junction between bumps where stacked chips are heated to 200 to 300° C. to connect, and so environmental load can be reduced.
  • (Effects of First to Third Embodiments)
  • As described above, according to the above first to third embodiments, the following effects can be obtained.
  • (1) A dry etching process on silicon and interlayer insulating films and the like from the back surface side of the thinned wafer is eliminated by forming the deep trench 2 at a position to form the through-hole electrode at the stage of manufacturing process of LSI. It makes possible to form through-hole electrodes on the large-sized wafer of such as 12 inch, so that the manufacturing cost can be significantly reduced.
  • (2) An etching process to reach the external connection electrode 9 of the surface layer of the interlayer insulating film part formed to be multilayered and a thick film is eliminated. It is possible to avoid the process stopping short of the external connection electrode part which is difficult to control depending on the difference in process rates of the interlayer insulating film part, so that the process difficulty is decreased and the electrical conduction between the front and back electrodes in a process with significantly short TAT.
  • (3) Damages of the through-hole electrode part posed by mechanical load generated when forming the bump after forming the through-hole electrode can be avoided by forming the stud bump 15 in advance at the wafer level. At the same time, the process difficulty can be significantly decreased by using the stud bump 15 as a means for stopping processing in etching and laser processing.
  • (4) A semiconductor wafer which enables formation of through-hole electrodes at low coat and in short TAT even for the large-sized wafers, a structure of a semiconductor device and a method of manufacturing the same can be provided in the case of forming a through-hole electrode from the back surface of the wafer.
  • In the foregoing, the invention made by the inventors of the present invention has been concretely described based on the embodiments. However, it is needless to say that the present invention is not limited to the foregoing embodiments and various modifications and alterations can be made within the scope of the present invention.
  • A semiconductor wafer and a technology of manufacturing a semiconductor according to the present invention is applicable to a structure of through-hole electrode formed inside a plurality of chips which are stacked three-dimensionally and a method of manufacturing the same.

Claims (12)

1-6. (canceled)
7. A semiconductor device in which a through-hole electrode of a first wafer and a through-hole electrode in a second wafer are electrically connected to each other, wherein
the through-hole electrode of the first wafer includes:
a hollow tubular trench formed in the first wafer formed in the first wafer;
an insulating member buried inside the trench and on an upper surface of the first wafer surrounded by the trench; and
a conducting film formed on an upper surface of the insulating member,
the through-hole electrode of the second wafer includes:
a hollow tubular trench formed in the second wafer;
an insulating member buried inside the trench and on an upper surface of the second wafer surrounded by the trench;
a conducting film formed on an upper surface of the insulating member; and
an external connection electrode formed on an upper surface of the conducting film, and
the through-hole electrode of the first wafer and the through-hole electrode of the second wafer are electrically connected to each other via a bump formed on an upper surface of the external connection electrode.
8. The semiconductor device according to claim 7, wherein
the conducting film and the external connection electrode are electrically connected to each other via a conducting member.
9. The semiconductor device according to claim 8, wherein
the conducting member includes a multilevel columnar wiring via.
10. The semiconductor device according to claim 7, wherein
the through-hole electrode of the first wafer and the through-hole electrode of the second wafer are electrically connected to each other by mechanically caulking the bump.
11. The semiconductor device according to claim 10, wherein
the bump is pressed into an inside of the through-hole electrode of the first wafer to mechanically caulk the bump.
12. The semiconductor device according to claim 7, wherein
the first wafer includes a bump on a surface opposite to the through-hole electrode of the first wafer.
13. The semiconductor device according to claim 7, wherein
the through-hole electrode of the second wafer is formed by the steps of:
forming the hollow tubular trench at a position to form the through-hole electrode of the second wafer;
burying the insulating member inside the trench and on the upper surface of the second wafer surrounded by the trench;
forming a conducting film on an upper surface of the insulating member; and
forming the external connection electrode on the upper surface of the conducting film.
14. The semiconductor device according to claim 13, wherein
the conducting film and the external connection electrode are electrically connected to each other via the conducting member by the steps of:
forming the conducting member on the upper surface of the conducting film; and
forming the external connection electrode electrically connected to the conducting film via the conducting member.
15. The semiconductor device according to claim 14, manufactured by the steps of:
forming a plurality of conducting films in a semiconductor manufacturing process in the step of forming the conducting film, and
forming a multilevel columnar wiring via in a process of forming multilayer wirings and an interlayer insulating film in the semiconductor manufacturing process in the step of forming the conducting member.
16. The semiconductor device according to claim 7, manufactured by the steps of:
thinning the second wafer from its back surface so that the insulating member buried inside the trench is exposed;
dissolving the insulating member inside the trench and on the upper surface of the trench by wet etching; and
forming a silicon hole part by dropping a silicon piece of an inner surface of the trench.
17. The semiconductor device according to claim 7, manufactured by the steps of:
forming the hollow tubular trench at a position to form the through-hole electrode of the second wafer;
burying the insulating member inside the trench and on the upper surface of the second wafer surrounded by the trench;
forming a conducting film on an upper surface of the insulating member;
forming the external connection electrode on the upper surface of the conducting film;
thinning the second wafer from its back surface so that the insulating member buried inside the trench is exposed;
dissolving the insulating member inside the trench and on the upper surface of the trench by wet etching; and
forming a silicon hole part by dropping a silicon piece of an inner surface of the trench.
US13/030,098 2006-09-28 2011-02-17 Semiconductor Wafer and Method of Manufacturing the Same and Method of Manufacturing Semiconductor Device Abandoned US20110133336A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/030,098 US20110133336A1 (en) 2006-09-28 2011-02-17 Semiconductor Wafer and Method of Manufacturing the Same and Method of Manufacturing Semiconductor Device

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
JP2006265873A JP4979320B2 (en) 2006-09-28 2006-09-28 Semiconductor wafer, manufacturing method thereof, and manufacturing method of semiconductor device
JPJP2006-265873 2006-09-28
US11/891,458 US20080079152A1 (en) 2006-09-28 2007-08-10 Semiconductor wafer and method of manufacturing the same and method of manufacturing semiconductor device
US12/823,913 US7897509B2 (en) 2006-09-28 2010-06-25 Semiconductor wafer and method of manufacturing the same and method of manufacturing semiconductor device
US13/030,098 US20110133336A1 (en) 2006-09-28 2011-02-17 Semiconductor Wafer and Method of Manufacturing the Same and Method of Manufacturing Semiconductor Device

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/823,913 Continuation US7897509B2 (en) 2006-09-28 2010-06-25 Semiconductor wafer and method of manufacturing the same and method of manufacturing semiconductor device

Publications (1)

Publication Number Publication Date
US20110133336A1 true US20110133336A1 (en) 2011-06-09

Family

ID=39260332

Family Applications (3)

Application Number Title Priority Date Filing Date
US11/891,458 Abandoned US20080079152A1 (en) 2006-09-28 2007-08-10 Semiconductor wafer and method of manufacturing the same and method of manufacturing semiconductor device
US12/823,913 Active US7897509B2 (en) 2006-09-28 2010-06-25 Semiconductor wafer and method of manufacturing the same and method of manufacturing semiconductor device
US13/030,098 Abandoned US20110133336A1 (en) 2006-09-28 2011-02-17 Semiconductor Wafer and Method of Manufacturing the Same and Method of Manufacturing Semiconductor Device

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US11/891,458 Abandoned US20080079152A1 (en) 2006-09-28 2007-08-10 Semiconductor wafer and method of manufacturing the same and method of manufacturing semiconductor device
US12/823,913 Active US7897509B2 (en) 2006-09-28 2010-06-25 Semiconductor wafer and method of manufacturing the same and method of manufacturing semiconductor device

Country Status (2)

Country Link
US (3) US20080079152A1 (en)
JP (1) JP4979320B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110147941A1 (en) * 2008-10-21 2011-06-23 Canon Kabushiki Kaisha Semiconductor apparatus and manufacturing method thereof
CN108381265A (en) * 2017-02-03 2018-08-10 发那科株式会社 System of processing and machine control unit
CN110246801A (en) * 2018-03-07 2019-09-17 长鑫存储技术有限公司 Connection structure and its manufacturing method, semiconductor devices

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2910705B1 (en) * 2006-12-20 2009-02-27 E2V Semiconductors Soc Par Act CONNECTION PLATE STRUCTURE FOR IMAGE SENSOR ON AMINED SUBSTRATE
US7939942B2 (en) * 2007-12-19 2011-05-10 Infineon Technologies Ag Semiconductor devices and methods of manufacturing thereof
JP2009181981A (en) 2008-01-29 2009-08-13 Renesas Technology Corp Manufacturing process of semiconductor device, and the semiconductor device
US7821107B2 (en) * 2008-04-22 2010-10-26 Micron Technology, Inc. Die stacking with an annular via having a recessed socket
JP2010103300A (en) * 2008-10-23 2010-05-06 Sanyo Electric Co Ltd Semiconductor device, and method of manufacturing the same
US8697569B2 (en) * 2010-07-23 2014-04-15 Tessera, Inc. Non-lithographic formation of three-dimensional conductive elements
US20120193809A1 (en) * 2011-02-01 2012-08-02 Nanya Technology Corp. Integrated circuit device and method for preparing the same
JP5970696B2 (en) * 2012-03-27 2016-08-17 セイコーエプソン株式会社 Electronic device manufacturing method, electronic device
US9064933B2 (en) 2012-12-21 2015-06-23 Invensas Corporation Methods and structure for carrier-less thin wafer handling
KR102473664B1 (en) 2016-01-19 2022-12-02 삼성전자주식회사 Multi-Stacked Device Having a TSV Structure
EP3364454B1 (en) * 2017-02-15 2022-03-30 ams AG Semiconductor device
CN108346639B (en) * 2017-09-30 2020-04-03 中芯集成电路（宁波）有限公司 Wafer level system packaging method and packaging structure
US10861821B2 (en) 2018-05-03 2020-12-08 Ningbo Semiconductor International Corporation Packaging method and package structure of wafer-level system-in-package
US10755956B2 (en) 2019-01-25 2020-08-25 Semiconductor Components Industries, Llc Backside wafer alignment methods

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5229647A (en) * 1991-03-27 1993-07-20 Micron Technology, Inc. High density data storage using stacked wafers
US20030222354A1 (en) * 2002-04-05 2003-12-04 Stmicroelectronics S.R.I. Process for manufacturing a through insulated interconnection in a body of semiconductor material
US20060060945A1 (en) * 2004-09-23 2006-03-23 Samsung Electronics Co., Ltd. Method of fabricating semiconductor device having alignment key and semiconductor device fabricated thereby
US20060087042A1 (en) * 2004-10-26 2006-04-27 Sanyo Electric Co., Ltd. Semiconductor device and manufacturing method of the same
US20080132038A1 (en) * 2004-10-26 2008-06-05 Sanyo Electric Co., Ltd. Semiconductor device and manufacturing method of the same
US7732925B2 (en) * 2004-02-17 2010-06-08 Sanyo Electric Co., Ltd. Semiconductor device and manufacturing method thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006108244A (en) * 2004-10-01 2006-04-20 Sharp Corp Method of manufacturing semiconductor device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5229647A (en) * 1991-03-27 1993-07-20 Micron Technology, Inc. High density data storage using stacked wafers
US20030222354A1 (en) * 2002-04-05 2003-12-04 Stmicroelectronics S.R.I. Process for manufacturing a through insulated interconnection in a body of semiconductor material
US7732925B2 (en) * 2004-02-17 2010-06-08 Sanyo Electric Co., Ltd. Semiconductor device and manufacturing method thereof
US20060060945A1 (en) * 2004-09-23 2006-03-23 Samsung Electronics Co., Ltd. Method of fabricating semiconductor device having alignment key and semiconductor device fabricated thereby
US20060087042A1 (en) * 2004-10-26 2006-04-27 Sanyo Electric Co., Ltd. Semiconductor device and manufacturing method of the same
US20080132038A1 (en) * 2004-10-26 2008-06-05 Sanyo Electric Co., Ltd. Semiconductor device and manufacturing method of the same

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110147941A1 (en) * 2008-10-21 2011-06-23 Canon Kabushiki Kaisha Semiconductor apparatus and manufacturing method thereof
US8786091B2 (en) * 2008-10-21 2014-07-22 Canon Kabushiki Kaisha Semiconductor apparatus having a high-aspect penetrating electrode and manufacturing method thereof
CN108381265A (en) * 2017-02-03 2018-08-10 发那科株式会社 System of processing and machine control unit
US10500723B2 (en) 2017-02-03 2019-12-10 Fanuc Corporation Machining system and machine controller in which a moving robot loads and unloads an article with respect to machining device
CN110246801A (en) * 2018-03-07 2019-09-17 长鑫存储技术有限公司 Connection structure and its manufacturing method, semiconductor devices

Also Published As

Publication number Publication date
US20100258948A1 (en) 2010-10-14
US7897509B2 (en) 2011-03-01
JP2008085226A (en) 2008-04-10
JP4979320B2 (en) 2012-07-18
US20080079152A1 (en) 2008-04-03

Similar Documents

Publication Publication Date Title
US7897509B2 (en) Semiconductor wafer and method of manufacturing the same and method of manufacturing semiconductor device
US7410884B2 (en) 3D integrated circuits using thick metal for backside connections and offset bumps
US7642173B2 (en) Three-dimensional face-to-face integration assembly
US8367472B2 (en) Method of fabricating a 3-D device
US7446424B2 (en) Interconnect structure for semiconductor package
US20110193197A1 (en) Structure and method for making crack stop for 3d integrated circuits
US20120248621A1 (en) Methods of forming bonded semiconductor structures, and semiconductor structures formed by such methods
TW201023299A (en) Method of forming stacked dies
CN214672598U (en) Three-dimensional semiconductor device structure and three-dimensional semiconductor device
US20230361224A1 (en) Double-sided stacked dtc structure
TW202117952A (en) Semiconductor packages and method of manufacture
TWI807331B (en) Semiconductor structure and manufacturing method thereof
TWI764681B (en) Semiconductor package, package component, and method of manufacturing
WO2024021356A1 (en) Tsv electrical connection structure having high aspect ratio and manufacturing method therefor
TWI749920B (en) Semicondutor package and method of forming same
US11908829B2 (en) Integrated circuit package and method of forming same
TWI775443B (en) Semiconductor packaging and methods of forming same
CN218918835U (en) Semiconductor packaging device
US20240128208A1 (en) Semiconductor package and semiconductor package assembly with edge side interconnection and method of forming the same
US20240030187A1 (en) Semiconductor package and method of manufacturing semiconductor package
US20240038686A1 (en) Semiconductor packages and methods of manufacturing thereof
TW202410373A (en) Semiconductor package and manufacturing method thereof
TW202406018A (en) Interconnecting structure with high aspect ratio tsv and method for forming the same
TW202221877A (en) Semiconductor device with buried metal pad, and methods for manufacture
TW202401584A (en) Semiconductor packages and methods of forming the same

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION