US20110149740A1 - Receiver signal probing using a shared probe point - Google Patents
Receiver signal probing using a shared probe point Download PDFInfo
- Publication number
- US20110149740A1 US20110149740A1 US12/642,914 US64291409A US2011149740A1 US 20110149740 A1 US20110149740 A1 US 20110149740A1 US 64291409 A US64291409 A US 64291409A US 2011149740 A1 US2011149740 A1 US 2011149740A1
- Authority
- US
- United States
- Prior art keywords
- signal
- chip
- integrated circuit
- package substrate
- multiplexer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/04—Distributors combined with modulators or demodulators
- H04J3/047—Distributors with transistors or integrated circuits
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31712—Input or output aspects
Definitions
- the present invention relates to assessing integrity of a high speed signal at a receiver on an integrated circuit chip.
- Clock frequencies of computer systems continue to increase, leading to a corresponding increase in the input/output (I/O) frequencies in today's high speed computer systems.
- Various interfaces in a high speed system such as multi-drop interfaces like memory (e.g. DDR-3) and serial interfaces such as PCIe (Peripheral Component Interconnect Express), SAS (Serial Attached SCSI), and GbE (Gigabit Ethernet), are capable of transferring data on the order of Gigabits per second.
- Assessing the signal integrity at the receiver in terms of characteristics such as rise time and fall time, is an important part of verifying the expected operation of a chip.
- performing measurements on such high speed systems is increasingly challenging, particularly due to anomalies that can occur at higher signal speeds, such as signal reflections.
- an electronic device includes an integrated circuit chip, with a plurality of signal pads and a test pad on an external surface of the chip.
- a plurality of signal lines each extend through the integrated circuit chip to the signal pads.
- a multiplexer on the chip is internally connected to the signal lines and is configured for individually selecting any of the signal lines.
- An amplifier on the integrated circuit chip is in communication with the multiplexer for amplifying a signal carried on the selected signal line and communicating the amplified signal to the test pad.
- Another embodiment of the invention provides method of testing a chip.
- a plurality of signals are transmitted to a chip of a chip package, one of which is selected to probe.
- the selected signal is amplified internally to the chip.
- the amplified signal is communicated to an external probe point of the chip package.
- the amplified signal is then probed at the external probe point.
- FIG. 1 is a schematic diagram of an example of a chip package in which signals at a receiver can be evaluated according to an embodiment of the invention.
- FIG. 2 is a schematic diagram of a circuit board testing system interfaced with a chip package for evaluating signals at a receiver in a chip.
- FIG. 3 is a flowchart outlining a method of testing signals at a receiver in a chip according to an embodiment of the invention.
- Embodiments of the present invention include a system and method for probing an internal receiver signal line in an integrated circuit chip for evaluating a signal carried on the probed signal line.
- a multiplexer is uniquely provided on along with the receiver to allow for any one of multiple signal lines to be individually selected for probing.
- a single probe point is coupled to the output of the multiplexer for measuring the signal received on any one of multiple signal lines in the chip.
- the multiplexer may be controlled remotely using control lines on a bus. An accurate measurement of the signal received by the receiver within the integrated circuit chip is obtained due, in part, to the use of an op-amp to amplify the selected signal output of the multiplexer.
- the op-amp has a high-impedance and a correspondingly low current flow that minimizes artifacts in the op-amp output. Accordingly, the op-amp output signal does not have the resonance, signal reflections, and slope reversal artifacts that are present when using a conventional system to probe a package pin.
- FIG. 1 is a schematic diagram of an example of a chip package 20 in which signals can be evaluated according to an embodiment of the invention.
- the chip package 20 may be selectively coupled to a surface of a printed circuit board (PCB) 40 .
- the package 20 includes an integrated circuit chip 22 , such as a processor or an application specific integrated circuit (ASIC), secured to a chip side 33 of a package substrate 30 .
- the chip 22 may be enclosed in a protective housing 115 , such as molded plastic encapsulating the chip 22 .
- the chip 22 is electrically connected to the package substrate 30 from the top of the chip 22 using bond wires 116 (only two of many are shown).
- the bond wires 116 may be connected at one end to bond pads 117 on the chip 22 and at the other end to traces on the package substrate 30 .
- a plurality of signal contacts embodied here as solder balls 74 of a ball grid array 75 , are provided on a board side 35 opposite the chip side 33 of the package substrate 30 .
- the chip 22 is electrically connected through the package substrate 30 to the ball grid array 75 .
- the array of balls 74 in the ball grid array 75 are aligned for contact with corresponding electrical contacts or pads 84 on the PCB 40 .
- the balls 74 may be heated to melting or softening while in contact with the electrical pads 84 on the PCB 40 , and then cooled to secure the ball grid array 75 .
- pins or other electrical contacts may be provided on the board side 35 of the package substrate 30 in lieu of the ball grid array 75 , with an appropriate choice of electrical contacts on the PCB 40 for mating with the pins or other electrical contacts on the PCB 40 .
- FIG. 2 is a schematic diagram of a circuit board testing system 10 interfaced with the chip package 20 of FIG. 1 for measuring signals in a receiver of an integrated circuit chip 22 within the chip package 20 according to an embodiment of the invention.
- the testing system 10 includes a computer 12 having a display 14 and a test probe 16 connected to the computer 12 .
- the computer 12 may be a specialized computer system, a general purpose computer such as a PC, or a combination thereof.
- the computer 12 may include a personal computer (PC) in communication with an oscilloscope, or having software for emulating signal-analysis features of an oscilloscope.
- the test probe 16 may be, for example, a co-axial test probe known in the art apart from its application to the present invention.
- the computer system 14 may include testing software or firmware.
- the firmware may include one or more software drivers for controlling the test probe 16 and one or more analysis modules for analyzing a signal on a probed signal line.
- the chip package 20 is schematically shown and exaggerated in size for clarity. Only a representative portion of the chip package 20 is shown, as indicated by broken lines at either end.
- the chip package 20 may be, for example, a single-chip module (SCM), wherein the chip 22 is the only chip included with the chip package 20 .
- the package 20 may be a multi-chip module (MCM), in which case one or more other chips (not shown) would also be included.
- the package 20 includes both the chip 22 and a package substrate 30 that supports the chip.
- the package substrate 30 and the supported chip 22 may be positioned, loosely or otherwise, in a socket as generally understood in the art apart from its application to the present invention for the purpose of coupling the package 20 on a printed circuit board (PCB) 40 .
- PCB printed circuit board
- the PCB 40 may be, for example, a motherboard or an expansion card.
- the PCB 40 may be a circuit board of a test fixture for temporarily interfacing with the chip package 20 during testing.
- the in-situ testing capabilities of the chip package 20 of the present invention allows the receiver within the chip to be tested while the chip package 20 is assembled to its end-product (such as to the motherboard of a computer system), without the use of a test fixture.
- the test fixture is, nonetheless, an option, as it may be convenient to test the chip 22 prior to final assembly to the end-product. Furthermore, it is optional to subsequently re-test the chip 22 after being installed in the end product.
- the package substrate 30 has a chip side 33 facing the chip 22 and a board side 35 facing the PCB 40 .
- the chip 22 is mounted to the package substrate 30 with the external surface 23 against the package substrate 30 .
- the chip 22 has a plurality of signal pads 24 and at least one test pad 26 on the external surface 23 .
- the package substrate 30 has a plurality of signal contacts 34 arranged for contacting respective signal pads 34 on the chip 22 and a test contact 36 positioned for contacting the test pad 26 on the mounted chip 22 .
- the signal pads 24 and test pad 26 may be structurally similar to each other.
- the signal pads 24 and test pad 26 on the chip 22 may be, for example, plated conductive pads. Alternatively, the signals pads 24 and the test pad 26 may include pins.
- the signal contacts 34 and the test contact 36 on the package substrate 30 may also be conductive pads or other structure (e.g. pins) for electrically contacting the respective signal pads 24 and test pad 26 on the chip 22 .
- the signal pads 24 and test pad 26 on the chip 22 may be configured to mate with the corresponding signal contacts 34 and test contact 36 on the package substrate 30 .
- the signal pads 24 and test pad 26 on the chip 22 may alternatively be pins, and the signal contact 34 and test contact 36 on the package substrate 30 may be pin receptacles.
- the package substrate 30 is supported on the PCB 40 , with the board side 35 of the package substrate 30 optionally contacting the PCB 40 .
- the conductive balls 74 of the ball grid array 75 on the board side 35 of the package substrate 30 are aligned for contacting conductive pads 84 on the PCB 40 .
- a plurality of signal conductors 31 extend through the package substrate 30 from the chip side 33 of the package substrate 30 , where respective signal conductors 31 are connected to the signal contacts 34 , to the board side 35 the package substrate 30 .
- the signal conductors 31 in the package substrate 30 are connected (e.g. by pins or other electrical contacts) to signal conductors 41 on the PCB 40 .
- the driver device 50 is an electronic device that generates signals 51 received by the chip 22 .
- the driver device may be, for example, an electronic component mounted to the PCB 40 . More specifically, for example, the driver device 50 may be an application card having one or more logic chips, or a memory system having one or more memory chips. Alternatively, the driver device 50 may be another chip included instead with the chip package 20 , such as in the case of an MCM.
- the chip 22 is shown as receiving the signals 51 in this example embodiment, one skilled in the art will appreciate that the chip 22 may both receive signals generated by the driver device 50 and alternately generate other signals (not shown) to be received by another chip in communication with the chip 22 .
- the driver device 50 generates a plurality of the signals 51 , which are communicated through the respective signal conductors 41 on the PCB 40 and the signal conductors 31 on the package substrate 30 to signal lines 21 in the chip 22 .
- Each signal line 21 carries its own signal 51 .
- a multiplexer (“mux”) 28 embedded in the chip 22 is internally connected to the signal lines 21 .
- the multiplexer 28 is configured for individually selecting one of the plurality of signal lines 21 and communicating the signal carried on the selected signal line 21 , alternately referred to as the probed signal 51 S, to an amplifier (an op-amp in this embodiment) 29 embedded in the chip 22 .
- the amplified signal is communicated along a test line 37 on the package substrate 30 to a probe point 38 .
- the test line 37 may have a similar length to the length of the signal conductors 31 on the substrate 30 .
- the probe point 38 is externally-accessible to the probe 16 for probing the signal line 21 carrying the probed signal 51 S.
- a physical opening 49 may be provided on the PCB 40 so that the probe point 38 is externally-accessible by the probe 16 even though the chip package 20 may be mounted to the PCB 40 .
- the amplified signal may instead by conducted to an alternate probe point 138 on the PCB 40 that is accessible by the probe 16 .
- the probe point 38 thus allows access to the probed signal 51 S for testing purposes, such as to evaluate the probed signal 51 S in terms of rise time, fall time, and other measurable signal characteristics.
- the op-amp 29 provides a high impedance load to the probed signal 51 S.
- the high-impedance effectively prevents or minimizes resonance at high frequencies, because there is little or no current through the test line 37 .
- the probed signal 51 S is optionally displayed on the display 14 , such as by plotting the voltage of the probed signal as a function of time.
- the display 14 may be an oscilloscope display, which may show a graphical representation of the probed signal over time.
- the displayed signal may be used to verify the quality of the waveform, such as the absence of artifacts like slope reversal.
- any of the signal lines 21 may be tested using just a single probe point 38 , rather than requiring a separate probe point for each signal line. This saves limited and valuable space on the package substrate 30 and elsewhere in the chip package 20 . For example, a greater portion of the external surface 23 of the chip 22 and the chip side 33 and board side 35 of the package substrate 30 may be devoted to having a greater number of signal pads, signal pins, and other elements used to conduct a greater number of signals 51 between the driver device 51 and the chip 22 .
- At least two modes of operation may be provided, including a testing mode and a functional mode.
- the multiplexer 28 is activated to select the signal line 21 for probing, and the op-amp 29 is active to amplify the signal on the selected receiver signal line and communicate the amplified signal to the probe point.
- the multiplexer 28 may be activated by the computer 12 , such as by sending control signals to the chip 22 using control lines 18 .
- the control lines 18 may be included on an I2C (Inter-Integrated Circuit) bus, for example.
- the computer 12 may control the multiplexer 28 , such as by setting a register bit 19 (only one register bit 19 is shown, for simplicity). A separate register bit 19 may be included for each signal line 21 .
- the probed signal 51 S may be selected by setting the register bit 19 as a logical “1” for the signal line 21 on which the probed signal 51 S is associated, and setting the register bits for the other signal lines 21 as a logical “0.”
- the multiplexer 28 may disable the probe point 38 , so that none of the signals 51 are communicated to the probe point 38 .
- the chip 22 may process the signals 51 from the driver device 50 in a conventional manner.
- FIG. 2 only a single probe point 38 is required in order to test each of the plurality of signal lines 21 in the receiver. Any number of signal lines 21 may be associated with a single probe point. However, there may be a practical upper limit on the number of signal lines 21 that can be controlled with a single multiplexer.
- the chip 22 may include a far greater number of signal lines 21 to process a correspondingly greater number of signals 51 than what is included in the schematic diagram of FIG. 2 . More than one probe point 38 may be included with the chip package 20 , but wherein each single probe point is associated with a plurality of signal lines 51 . For example, multiple instantiations of the portion of the chip package 20 shown in FIG. 2 may be included in the full chip package 20 . While multiple probe points 38 would be included, each probe point 38 would allow access to more than one signal line 21 , so that the total number of probe points 38 per chip package are still fewer than the number of signal lines 21 that may be probed.
- FIG. 3 is a flowchart outlining a method of testing a chip according to an embodiment of the invention. The steps included in the flowchart may be further informed by reference to the above discussion of the testing system and chip package 20 of FIG. 2 .
- a plurality of signals is transmitted to a chip of a chip package.
- the signals may be transmitted using a driver device, such as a component of a motherboard to which the chip package 20 is mounted or a driver chip included in the chip package.
- the signals may be transmitted through a package substrate to the chip.
- one of the signals is selected for probing.
- the signal may be selected, for example, by inputting a control signal to a multiplexer on the chip.
- the multiplexer is in communication with the plurality of signal lines.
- the control signal may set a bit corresponding to the chip signal line to be selected.
- One or more other bits may also be set to exclude the other signals on the other signal lines with which the multiplexer is in communication.
- the selected signal is amplified internally to the chip.
- the multiplexer may communicate the selected signal to an amplifier, such as an op-amp embedded on the chip, and the op-amp may amplify the selected signal.
- the op-amp may provide an impedance of between about 1 K ohm and 1000 K ohms.
- the amplified signal is communicated to an external probe point of the chip package.
- the external probe point may be included, for example, on an external surface of the package substrate that is accessible by a probe.
- the external probe point may alternatively be included on an external surface of a PCB to which the chip package may be mounted.
- the amplified signal may be communicated along signal conductors provided on the package substrate and the PCB.
- the signal conductors may include, for example, traces, vias, or a combination thereof.
- the amplified signal is probed at the external probe point.
- the amplified signal may be probed, for example, using a commercially-available probe connected to the computer of a laboratory testing system.
- the probed signal may be evaluated, such as to assess the probed signal for signal quality, including rise time, fall time, signal speed, and so forth.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
Description
- 1. Field of the Invention
- The present invention relates to assessing integrity of a high speed signal at a receiver on an integrated circuit chip.
- 2. Background of the Related Art
- Clock frequencies of computer systems continue to increase, leading to a corresponding increase in the input/output (I/O) frequencies in today's high speed computer systems. Various interfaces in a high speed system, such as multi-drop interfaces like memory (e.g. DDR-3) and serial interfaces such as PCIe (Peripheral Component Interconnect Express), SAS (Serial Attached SCSI), and GbE (Gigabit Ethernet), are capable of transferring data on the order of Gigabits per second. Assessing the signal integrity at the receiver, in terms of characteristics such as rise time and fall time, is an important part of verifying the expected operation of a chip. However, performing measurements on such high speed systems is increasingly challenging, particularly due to anomalies that can occur at higher signal speeds, such as signal reflections.
- Accurately measuring a signal received in a chip is challenging because the signal is typically received at a point that is internal to the chip package, and is not directly accessible to peripheral testing equipment. To measure the signal, the signal is typically conducted from a pad on the chip to a corresponding package pin, and the signal is probed at the pin rather than directly on the chip. When probing at the package pin in a conventional manner, the resultant measurement is not a true representation of the original signal waveform as it is received at the chip. For example, measurements at the package pin may show artifacts that are not actually present at the receiver pad. For example, such artifacts may manifest as a slope reversal, which may be significant enough to obscure the correct interpretation of the signal.
- According to one embodiment of the present invention, an electronic device includes an integrated circuit chip, with a plurality of signal pads and a test pad on an external surface of the chip. A plurality of signal lines each extend through the integrated circuit chip to the signal pads. A multiplexer on the chip is internally connected to the signal lines and is configured for individually selecting any of the signal lines. An amplifier on the integrated circuit chip is in communication with the multiplexer for amplifying a signal carried on the selected signal line and communicating the amplified signal to the test pad.
- Another embodiment of the invention provides method of testing a chip. A plurality of signals are transmitted to a chip of a chip package, one of which is selected to probe. The selected signal is amplified internally to the chip. The amplified signal is communicated to an external probe point of the chip package. The amplified signal is then probed at the external probe point.
-
FIG. 1 is a schematic diagram of an example of a chip package in which signals at a receiver can be evaluated according to an embodiment of the invention. -
FIG. 2 is a schematic diagram of a circuit board testing system interfaced with a chip package for evaluating signals at a receiver in a chip. -
FIG. 3 is a flowchart outlining a method of testing signals at a receiver in a chip according to an embodiment of the invention. - Embodiments of the present invention include a system and method for probing an internal receiver signal line in an integrated circuit chip for evaluating a signal carried on the probed signal line. A multiplexer is uniquely provided on along with the receiver to allow for any one of multiple signal lines to be individually selected for probing. A single probe point is coupled to the output of the multiplexer for measuring the signal received on any one of multiple signal lines in the chip. The multiplexer may be controlled remotely using control lines on a bus. An accurate measurement of the signal received by the receiver within the integrated circuit chip is obtained due, in part, to the use of an op-amp to amplify the selected signal output of the multiplexer. The op-amp has a high-impedance and a correspondingly low current flow that minimizes artifacts in the op-amp output. Accordingly, the op-amp output signal does not have the resonance, signal reflections, and slope reversal artifacts that are present when using a conventional system to probe a package pin.
-
FIG. 1 is a schematic diagram of an example of achip package 20 in which signals can be evaluated according to an embodiment of the invention. Thechip package 20 may be selectively coupled to a surface of a printed circuit board (PCB) 40. Thepackage 20 includes anintegrated circuit chip 22, such as a processor or an application specific integrated circuit (ASIC), secured to achip side 33 of apackage substrate 30. Although not required, thechip 22 may be enclosed in aprotective housing 115, such as molded plastic encapsulating thechip 22. Thechip 22 is electrically connected to thepackage substrate 30 from the top of thechip 22 using bond wires 116 (only two of many are shown). Thebond wires 116 may be connected at one end tobond pads 117 on thechip 22 and at the other end to traces on thepackage substrate 30. A plurality of signal contacts, embodied here assolder balls 74 of aball grid array 75, are provided on aboard side 35 opposite thechip side 33 of thepackage substrate 30. Thechip 22 is electrically connected through thepackage substrate 30 to theball grid array 75. The array ofballs 74 in theball grid array 75 are aligned for contact with corresponding electrical contacts orpads 84 on thePCB 40. Theballs 74 may be heated to melting or softening while in contact with theelectrical pads 84 on thePCB 40, and then cooled to secure theball grid array 75. As an alternative, pins or other electrical contacts may be provided on theboard side 35 of thepackage substrate 30 in lieu of theball grid array 75, with an appropriate choice of electrical contacts on thePCB 40 for mating with the pins or other electrical contacts on thePCB 40. -
FIG. 2 is a schematic diagram of a circuitboard testing system 10 interfaced with thechip package 20 ofFIG. 1 for measuring signals in a receiver of anintegrated circuit chip 22 within thechip package 20 according to an embodiment of the invention. Thetesting system 10 includes acomputer 12 having adisplay 14 and atest probe 16 connected to thecomputer 12. Thecomputer 12 may be a specialized computer system, a general purpose computer such as a PC, or a combination thereof. For example, thecomputer 12 may include a personal computer (PC) in communication with an oscilloscope, or having software for emulating signal-analysis features of an oscilloscope. Thetest probe 16 may be, for example, a co-axial test probe known in the art apart from its application to the present invention. Thecomputer system 14 may include testing software or firmware. The firmware may include one or more software drivers for controlling thetest probe 16 and one or more analysis modules for analyzing a signal on a probed signal line. - The
chip package 20 is schematically shown and exaggerated in size for clarity. Only a representative portion of thechip package 20 is shown, as indicated by broken lines at either end. Thechip package 20 may be, for example, a single-chip module (SCM), wherein thechip 22 is the only chip included with thechip package 20. Alternatively, thepackage 20 may be a multi-chip module (MCM), in which case one or more other chips (not shown) would also be included. Thepackage 20 includes both thechip 22 and apackage substrate 30 that supports the chip. Thepackage substrate 30 and the supportedchip 22 may be positioned, loosely or otherwise, in a socket as generally understood in the art apart from its application to the present invention for the purpose of coupling thepackage 20 on a printed circuit board (PCB) 40. The PCB 40 may be, for example, a motherboard or an expansion card. Alternatively, the PCB 40 may be a circuit board of a test fixture for temporarily interfacing with thechip package 20 during testing. However, the in-situ testing capabilities of thechip package 20 of the present invention allows the receiver within the chip to be tested while thechip package 20 is assembled to its end-product (such as to the motherboard of a computer system), without the use of a test fixture. The test fixture is, nonetheless, an option, as it may be convenient to test thechip 22 prior to final assembly to the end-product. Furthermore, it is optional to subsequently re-test thechip 22 after being installed in the end product. - The
package substrate 30 has achip side 33 facing thechip 22 and aboard side 35 facing thePCB 40. Thechip 22 is mounted to thepackage substrate 30 with theexternal surface 23 against thepackage substrate 30. Thechip 22 has a plurality ofsignal pads 24 and at least onetest pad 26 on theexternal surface 23. Thepackage substrate 30 has a plurality ofsignal contacts 34 arranged for contactingrespective signal pads 34 on thechip 22 and atest contact 36 positioned for contacting thetest pad 26 on the mountedchip 22. Thesignal pads 24 andtest pad 26 may be structurally similar to each other. Thesignal pads 24 andtest pad 26 on thechip 22 may be, for example, plated conductive pads. Alternatively, thesignals pads 24 and thetest pad 26 may include pins. Thesignal contacts 34 and thetest contact 36 on thepackage substrate 30 may also be conductive pads or other structure (e.g. pins) for electrically contacting therespective signal pads 24 andtest pad 26 on thechip 22. Structurally, thesignal pads 24 andtest pad 26 on thechip 22 may be configured to mate with thecorresponding signal contacts 34 andtest contact 36 on thepackage substrate 30. For example, thesignal pads 24 andtest pad 26 on thechip 22 may alternatively be pins, and thesignal contact 34 andtest contact 36 on thepackage substrate 30 may be pin receptacles. - The
package substrate 30 is supported on thePCB 40, with theboard side 35 of thepackage substrate 30 optionally contacting thePCB 40. Theconductive balls 74 of theball grid array 75 on theboard side 35 of thepackage substrate 30 are aligned for contactingconductive pads 84 on thePCB 40. A plurality ofsignal conductors 31 extend through thepackage substrate 30 from thechip side 33 of thepackage substrate 30, whererespective signal conductors 31 are connected to thesignal contacts 34, to theboard side 35 thepackage substrate 30. Thesignal conductors 31 in thepackage substrate 30 are connected (e.g. by pins or other electrical contacts) to signalconductors 41 on thePCB 40. - Although the present invention is directed to probing signals at the receiver, it should recognized that the signals received on the
signal conductors 41 may originate from a “driver device” 50. Generally, thedriver device 50 is an electronic device that generatessignals 51 received by thechip 22. The driver device may be, for example, an electronic component mounted to thePCB 40. More specifically, for example, thedriver device 50 may be an application card having one or more logic chips, or a memory system having one or more memory chips. Alternatively, thedriver device 50 may be another chip included instead with thechip package 20, such as in the case of an MCM. Although thechip 22 is shown as receiving thesignals 51 in this example embodiment, one skilled in the art will appreciate that thechip 22 may both receive signals generated by thedriver device 50 and alternately generate other signals (not shown) to be received by another chip in communication with thechip 22. - The
driver device 50 generates a plurality of thesignals 51, which are communicated through therespective signal conductors 41 on thePCB 40 and thesignal conductors 31 on thepackage substrate 30 to signallines 21 in thechip 22. Eachsignal line 21 carries itsown signal 51. A multiplexer (“mux”) 28 embedded in thechip 22 is internally connected to the signal lines 21. Themultiplexer 28 is configured for individually selecting one of the plurality ofsignal lines 21 and communicating the signal carried on the selectedsignal line 21, alternately referred to as the probedsignal 51S, to an amplifier (an op-amp in this embodiment) 29 embedded in thechip 22. The amplified signal is communicated along atest line 37 on thepackage substrate 30 to aprobe point 38. Thetest line 37 may have a similar length to the length of thesignal conductors 31 on thesubstrate 30. Theprobe point 38 is externally-accessible to theprobe 16 for probing thesignal line 21 carrying the probedsignal 51S. Aphysical opening 49 may be provided on thePCB 40 so that theprobe point 38 is externally-accessible by theprobe 16 even though thechip package 20 may be mounted to thePCB 40. In another embodiment, the amplified signal may instead by conducted to analternate probe point 138 on thePCB 40 that is accessible by theprobe 16. - The
probe point 38 thus allows access to the probedsignal 51S for testing purposes, such as to evaluate the probedsignal 51S in terms of rise time, fall time, and other measurable signal characteristics. The op-amp 29 provides a high impedance load to the probedsignal 51S. The high-impedance effectively prevents or minimizes resonance at high frequencies, because there is little or no current through thetest line 37. Thus, a truer representation of the signal waveform of the probedsignal 51S as it occurs at the receiver is obtained. The probedsignal 51S is optionally displayed on thedisplay 14, such as by plotting the voltage of the probed signal as a function of time. Thedisplay 14 may be an oscilloscope display, which may show a graphical representation of the probed signal over time. The displayed signal may be used to verify the quality of the waveform, such as the absence of artifacts like slope reversal. - By using the
multiplexer 28 to select which signal 51 is tested, any of thesignal lines 21 may be tested using just asingle probe point 38, rather than requiring a separate probe point for each signal line. This saves limited and valuable space on thepackage substrate 30 and elsewhere in thechip package 20. For example, a greater portion of theexternal surface 23 of thechip 22 and thechip side 33 andboard side 35 of thepackage substrate 30 may be devoted to having a greater number of signal pads, signal pins, and other elements used to conduct a greater number ofsignals 51 between thedriver device 51 and thechip 22. - At least two modes of operation may be provided, including a testing mode and a functional mode. In the testing mode, the
multiplexer 28 is activated to select thesignal line 21 for probing, and the op-amp 29 is active to amplify the signal on the selected receiver signal line and communicate the amplified signal to the probe point. Themultiplexer 28 may be activated by thecomputer 12, such as by sending control signals to thechip 22 usingcontrol lines 18. The control lines 18 may be included on an I2C (Inter-Integrated Circuit) bus, for example. Thecomputer 12 may control themultiplexer 28, such as by setting a register bit 19 (only oneregister bit 19 is shown, for simplicity). Aseparate register bit 19 may be included for eachsignal line 21. The probedsignal 51S may be selected by setting theregister bit 19 as a logical “1” for thesignal line 21 on which the probedsignal 51S is associated, and setting the register bits for theother signal lines 21 as a logical “0.” In the functional mode, themultiplexer 28 may disable theprobe point 38, so that none of thesignals 51 are communicated to theprobe point 38. In the functional mode, thechip 22 may process thesignals 51 from thedriver device 50 in a conventional manner. - In
FIG. 2 , only asingle probe point 38 is required in order to test each of the plurality ofsignal lines 21 in the receiver. Any number ofsignal lines 21 may be associated with a single probe point. However, there may be a practical upper limit on the number ofsignal lines 21 that can be controlled with a single multiplexer. Thechip 22 may include a far greater number ofsignal lines 21 to process a correspondingly greater number ofsignals 51 than what is included in the schematic diagram ofFIG. 2 . More than oneprobe point 38 may be included with thechip package 20, but wherein each single probe point is associated with a plurality of signal lines 51. For example, multiple instantiations of the portion of thechip package 20 shown inFIG. 2 may be included in thefull chip package 20. While multiple probe points 38 would be included, eachprobe point 38 would allow access to more than onesignal line 21, so that the total number of probe points 38 per chip package are still fewer than the number ofsignal lines 21 that may be probed. -
FIG. 3 is a flowchart outlining a method of testing a chip according to an embodiment of the invention. The steps included in the flowchart may be further informed by reference to the above discussion of the testing system andchip package 20 ofFIG. 2 . - In
step 100, a plurality of signals is transmitted to a chip of a chip package. The signals may be transmitted using a driver device, such as a component of a motherboard to which thechip package 20 is mounted or a driver chip included in the chip package. The signals may be transmitted through a package substrate to the chip. - In
step 102, one of the signals is selected for probing. The signal may be selected, for example, by inputting a control signal to a multiplexer on the chip. The multiplexer is in communication with the plurality of signal lines. The control signal may set a bit corresponding to the chip signal line to be selected. One or more other bits may also be set to exclude the other signals on the other signal lines with which the multiplexer is in communication. - In
step 104, the selected signal is amplified internally to the chip. To amplify the selected signal, the multiplexer may communicate the selected signal to an amplifier, such as an op-amp embedded on the chip, and the op-amp may amplify the selected signal. The op-amp may provide an impedance of between about 1 K ohm and 1000 K ohms. - In
step 106, the amplified signal is communicated to an external probe point of the chip package. The external probe point may be included, for example, on an external surface of the package substrate that is accessible by a probe. The external probe point may alternatively be included on an external surface of a PCB to which the chip package may be mounted. The amplified signal may be communicated along signal conductors provided on the package substrate and the PCB. The signal conductors may include, for example, traces, vias, or a combination thereof. - In
step 108, the amplified signal is probed at the external probe point. The amplified signal may be probed, for example, using a commercially-available probe connected to the computer of a laboratory testing system. The probed signal may be evaluated, such as to assess the probed signal for signal quality, including rise time, fall time, signal speed, and so forth. - The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, components and/or groups, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof. The terms “preferably,” “preferred,” “prefer,” “optionally,” “may,” and similar terms are used to indicate that an item, condition or step being referred to is an optional (not required) feature of the invention.
- The corresponding structures, materials, acts, and equivalents of all means or steps plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present invention has been presented for purposes of illustration and description, but it is not intended to be exhaustive or limited to the invention in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the invention. The embodiment was chosen and described in order to best explain the principles of the invention and the practical application, and to enable others of ordinary skill in the art to understand the invention for various embodiments with various modifications as are suited to the particular use contemplated.
Claims (16)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/642,914 US8564322B2 (en) | 2009-12-21 | 2009-12-21 | Receiver signal probing using a shared probe point |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/642,914 US8564322B2 (en) | 2009-12-21 | 2009-12-21 | Receiver signal probing using a shared probe point |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110149740A1 true US20110149740A1 (en) | 2011-06-23 |
US8564322B2 US8564322B2 (en) | 2013-10-22 |
Family
ID=44150885
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/642,914 Expired - Fee Related US8564322B2 (en) | 2009-12-21 | 2009-12-21 | Receiver signal probing using a shared probe point |
Country Status (1)
Country | Link |
---|---|
US (1) | US8564322B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140197409A1 (en) * | 2011-08-17 | 2014-07-17 | Rambus Inc. | Multi-chip package and interposer with signal line compression |
US9121900B2 (en) | 2011-12-02 | 2015-09-01 | Sandisk Technologies Inc. | Systems and methods for sensing signals communicated with a host device or on an interface of plug-in card when there is lack of access to sensing points |
US20170256874A1 (en) * | 2016-03-03 | 2017-09-07 | International Business Machines Corporation | Electronic circuit card with connector edge having alternated tx and rx pins assignment |
CN107942223A (en) * | 2016-10-12 | 2018-04-20 | 肖敏 | Device and its manufacture method for chip testing and programming |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103018581A (en) * | 2011-09-23 | 2013-04-03 | 丽台科技股份有限公司 | Testing jig of module circuit board |
Citations (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5065090A (en) * | 1988-07-13 | 1991-11-12 | Cross-Check Technology, Inc. | Method for testing integrated circuits having a grid-based, "cross-check" te |
US5160779A (en) * | 1989-11-30 | 1992-11-03 | Hoya Corporation | Microprobe provided circuit substrate and method for producing the same |
US5818252A (en) * | 1996-09-19 | 1998-10-06 | Vivid Semiconductor, Inc. | Reduced output test configuration for tape automated bonding |
US6094056A (en) * | 1996-09-11 | 2000-07-25 | International Business Machines Corporation | Multi-chip module with accessible test pads and test fixture |
US6275051B1 (en) * | 1997-12-29 | 2001-08-14 | International Business Machines Corporation | Segmented architecture for wafer test and burn-in |
US20010037183A1 (en) * | 2000-02-25 | 2001-11-01 | Aslami Mohammad Shoaib | Testing a write transducer as a reader |
US6581174B2 (en) * | 1998-06-29 | 2003-06-17 | Micron Technology, Inc. | On-chip testing circuit and method for integrated circuits |
US6597164B2 (en) * | 1999-08-26 | 2003-07-22 | Broadcom Corporation | Test bus circuit and associated method |
US20040150385A1 (en) * | 2003-01-30 | 2004-08-05 | Thaddeus Schroeder | Integrated galvanomagnetic sensor array system |
US6774656B2 (en) * | 2000-11-01 | 2004-08-10 | International Business Machines Corporation | Self-test for leakage current of driver/receiver stages |
US20050193296A1 (en) * | 2004-02-26 | 2005-09-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | On-chip test apparatus |
US7019532B2 (en) * | 2003-12-02 | 2006-03-28 | Siemens Aktiengesellschaft | Device and method for error diagnosis at digital outputs of a control module |
US7049839B1 (en) * | 2005-04-01 | 2006-05-23 | Via Technologies Inc. | Method and related apparatus for chip testing |
US7200930B2 (en) * | 1994-11-15 | 2007-04-10 | Formfactor, Inc. | Probe for semiconductor devices |
US7262620B2 (en) * | 2005-10-31 | 2007-08-28 | Verigy (Singapore) Pte. Ltd. | Resource matrix, system, and method for operating same |
US7342404B2 (en) * | 1998-06-16 | 2008-03-11 | Infineon Technologies Ag | Device for measurement and analysis of electrical signals of an integrated circuit component |
US20080136427A1 (en) * | 2006-12-06 | 2008-06-12 | Moises Cases | On-chip probing apparatus |
US7403028B2 (en) * | 2006-06-12 | 2008-07-22 | Cascade Microtech, Inc. | Test structure and probe for differential signals |
US20080180116A1 (en) * | 2007-01-25 | 2008-07-31 | Micron Technology, Inc. | Systems and methods for defect testing of externally accessible integrated circuit interconnects |
US20080238453A1 (en) * | 2007-03-30 | 2008-10-02 | Tseng Chin Lo | High accuracy and universal on-chip switch matrix testline |
US20090090908A1 (en) * | 2007-10-05 | 2009-04-09 | International Business Machines Corporation | Providing A Duplicate Test Signal Of An Output Signal Under Test In An Integrated Circuit |
US8214781B1 (en) * | 2008-09-10 | 2012-07-03 | Altera Corporation | Empirical prediction of simultaneous switching noise |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6351133B1 (en) | 1999-03-31 | 2002-02-26 | Adoamtest Corp. | Packaging and interconnection of contact structure |
-
2009
- 2009-12-21 US US12/642,914 patent/US8564322B2/en not_active Expired - Fee Related
Patent Citations (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5065090A (en) * | 1988-07-13 | 1991-11-12 | Cross-Check Technology, Inc. | Method for testing integrated circuits having a grid-based, "cross-check" te |
US5160779A (en) * | 1989-11-30 | 1992-11-03 | Hoya Corporation | Microprobe provided circuit substrate and method for producing the same |
US7200930B2 (en) * | 1994-11-15 | 2007-04-10 | Formfactor, Inc. | Probe for semiconductor devices |
US6094056A (en) * | 1996-09-11 | 2000-07-25 | International Business Machines Corporation | Multi-chip module with accessible test pads and test fixture |
US5818252A (en) * | 1996-09-19 | 1998-10-06 | Vivid Semiconductor, Inc. | Reduced output test configuration for tape automated bonding |
US6275051B1 (en) * | 1997-12-29 | 2001-08-14 | International Business Machines Corporation | Segmented architecture for wafer test and burn-in |
US7342404B2 (en) * | 1998-06-16 | 2008-03-11 | Infineon Technologies Ag | Device for measurement and analysis of electrical signals of an integrated circuit component |
US6581174B2 (en) * | 1998-06-29 | 2003-06-17 | Micron Technology, Inc. | On-chip testing circuit and method for integrated circuits |
US6597164B2 (en) * | 1999-08-26 | 2003-07-22 | Broadcom Corporation | Test bus circuit and associated method |
US20010037183A1 (en) * | 2000-02-25 | 2001-11-01 | Aslami Mohammad Shoaib | Testing a write transducer as a reader |
US6774656B2 (en) * | 2000-11-01 | 2004-08-10 | International Business Machines Corporation | Self-test for leakage current of driver/receiver stages |
US20040150385A1 (en) * | 2003-01-30 | 2004-08-05 | Thaddeus Schroeder | Integrated galvanomagnetic sensor array system |
US7019532B2 (en) * | 2003-12-02 | 2006-03-28 | Siemens Aktiengesellschaft | Device and method for error diagnosis at digital outputs of a control module |
US20050193296A1 (en) * | 2004-02-26 | 2005-09-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | On-chip test apparatus |
US7049839B1 (en) * | 2005-04-01 | 2006-05-23 | Via Technologies Inc. | Method and related apparatus for chip testing |
US7262620B2 (en) * | 2005-10-31 | 2007-08-28 | Verigy (Singapore) Pte. Ltd. | Resource matrix, system, and method for operating same |
US7403028B2 (en) * | 2006-06-12 | 2008-07-22 | Cascade Microtech, Inc. | Test structure and probe for differential signals |
US20080136427A1 (en) * | 2006-12-06 | 2008-06-12 | Moises Cases | On-chip probing apparatus |
US7443180B2 (en) * | 2006-12-06 | 2008-10-28 | International Business Machines Corporation | On-chip probing apparatus |
US20080180116A1 (en) * | 2007-01-25 | 2008-07-31 | Micron Technology, Inc. | Systems and methods for defect testing of externally accessible integrated circuit interconnects |
US20080238453A1 (en) * | 2007-03-30 | 2008-10-02 | Tseng Chin Lo | High accuracy and universal on-chip switch matrix testline |
US20090090908A1 (en) * | 2007-10-05 | 2009-04-09 | International Business Machines Corporation | Providing A Duplicate Test Signal Of An Output Signal Under Test In An Integrated Circuit |
US8214781B1 (en) * | 2008-09-10 | 2012-07-03 | Altera Corporation | Empirical prediction of simultaneous switching noise |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140197409A1 (en) * | 2011-08-17 | 2014-07-17 | Rambus Inc. | Multi-chip package and interposer with signal line compression |
US9153508B2 (en) * | 2011-08-17 | 2015-10-06 | Rambus Inc. | Multi-chip package and interposer with signal line compression |
US9121900B2 (en) | 2011-12-02 | 2015-09-01 | Sandisk Technologies Inc. | Systems and methods for sensing signals communicated with a host device or on an interface of plug-in card when there is lack of access to sensing points |
US20170256874A1 (en) * | 2016-03-03 | 2017-09-07 | International Business Machines Corporation | Electronic circuit card with connector edge having alternated tx and rx pins assignment |
US10050362B2 (en) * | 2016-03-03 | 2018-08-14 | International Business Machines Corporation | Electronic circuit card with connector edge having alternated TX and RX pins assignment |
CN107942223A (en) * | 2016-10-12 | 2018-04-20 | 肖敏 | Device and its manufacture method for chip testing and programming |
Also Published As
Publication number | Publication date |
---|---|
US8564322B2 (en) | 2013-10-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7855567B2 (en) | Electronic device testing system and method | |
JP5042841B2 (en) | Interface device for semiconductor device tester | |
KR101374986B1 (en) | Method of expanding tester drive and measurement capability | |
US7245139B2 (en) | Tester channel to multiple IC terminals | |
TW591238B (en) | Timing calibration and timing calibration verification of electronic circuit testers | |
US8564322B2 (en) | Receiver signal probing using a shared probe point | |
US7412342B2 (en) | Low cost test for IC's or electrical modules using standard reconfigurable logic devices | |
US8081004B2 (en) | Testing card for peripheral component interconnect interfaces | |
US20090158093A1 (en) | Motherboard tester | |
TWI660183B (en) | Component inspection method, probe card, interposer and inspection device | |
US8098076B2 (en) | Method and apparatus for terminating a test signal applied to multiple semiconductor loads under test | |
TWI537575B (en) | Method and apparatus for testing integrated circuits | |
TWI499782B (en) | Stand alone multi-cell probe card for at-speed functional testing | |
KR20070121023A (en) | Active diagnostic interface for wafer probe applications | |
JP2010540935A (en) | Method and apparatus for testing a device using a serially controlled intelligent switch | |
CN102339250A (en) | Mainboard signal testing device | |
TW201235839A (en) | Testing apparatus for PCI-E signal | |
JP3871676B2 (en) | LSI inspection method and apparatus, and LSI tester | |
KR100683041B1 (en) | Semiconductor device application test apparatus capable of testing many semiconductor devices simultaneously | |
US7795891B2 (en) | Tester with low signal attenuation | |
US20060248413A1 (en) | Voltage monitoring test mode and test adapter | |
CN102567167A (en) | Testing card and testing system for mSATA (serial advanced technology attachment) interface | |
CN101752013B (en) | Testing device | |
US6946866B2 (en) | Measurement of package interconnect impedance using tester and supporting tester | |
US7275188B1 (en) | Method and apparatus for burn-in of semiconductor devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CASES, MOISES;MUTNURY, BHYRAV M.;PHAM, NAM H.;SIGNING DATES FROM 20091218 TO 20091220;REEL/FRAME:023929/0925 |
|
AS | Assignment |
Owner name: LENOVO INTERNATIONAL LIMITED, HONG KONG Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNATIONAL BUSINESS MACHINES CORPORATION;REEL/FRAME:034194/0291 Effective date: 20140926 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.) |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20171022 |