US20110318917A1 - Methods of forming through-silicon via structures including conductive protective layers - Google Patents
Methods of forming through-silicon via structures including conductive protective layers Download PDFInfo
- Publication number
- US20110318917A1 US20110318917A1 US13/163,284 US201113163284A US2011318917A1 US 20110318917 A1 US20110318917 A1 US 20110318917A1 US 201113163284 A US201113163284 A US 201113163284A US 2011318917 A1 US2011318917 A1 US 2011318917A1
- Authority
- US
- United States
- Prior art keywords
- substrate
- recess
- protective layer
- forming
- conductive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
- H01L2224/0237—Disposition of the redistribution layers
- H01L2224/02372—Disposition of the redistribution layers connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05557—Shape in side view comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0618—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/06181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13005—Structure
- H01L2224/13009—Bump connector integrally formed with a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/16148—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a bonding area protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06565—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having the same size and there being no auxiliary carrier between the devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Definitions
- the present invention relates to the field of semiconductors in general, and more particularly, to Through-Silicon-Via structures and methods of forming.
- TSV Through-Silicon-Via
- TSVs are formed through the substrate before a back end of line process, for example, a metal interconnection process, is accomplished.
- the via first approach may be used before CMOS devices are formed in the substrates.
- vias can be formed in the substrates to only partially penetrate the substrate wherein after the CMOS and back end of line processing can be provided. Subsequently, the substrates can be thinned so that the vias are exposed and bound together to achieve a three-dimensional stacked structure.
- the TSVs can be formed after the formation of the CMOS devices but before the back end of line processing.
- the CMOS devices can be formed on the substrate whereupon the vias can be formed to partially penetrate the substrate. Then, the back end of line processing can be provided and followed by a thinning process to complete the TSVs. Finally, the substrates having the TSVs formed therein can be bonded together to provide the three dimensionally stacked structure.
- vias can be formed in the substrate either before the CMOS devices are formed or before the back end of line processing is provided.
- the vias can be formed before the formation of CMOS devices by first forming vias that partially penetrate the substrate. Then, the C-MOS and back end of line processing can be provided and followed by a thinning process, which can complete the formation of the TSVs and the substrate. Subsequently, multiple substrates including the TSVs can be bonded together to provide the three dimensionally stacked structure.
- the vias can be formed during or after the back end of line processing (BEOL) or after a bonding process.
- BEOL back end of line processing
- the process can be referred to as a “TSV middle process.”
- the TSV middle process can be included in the TSV last process as well.
- processes for the formation of layer in a CMOS process such formation of ILD, metal 1 TSV, and metal 2 processes.
- the via last approach can be used to provide TSVs after the back end of line processing, but before bonding by forming CMOS devices and a back end of line processing before the formation of vias which partially penetrate the substrate.
- a thinning process can be used to complete the TSV structure, which penetrates the substrate whereupon a bonding process can be used to connect the substrates including the TSV structures to provide the three dimensionally stacked structure.
- the via last approach can be used to provide the TSVs after the bonding.
- the CMOS and back end of line processing can be provided and followed by the bonding of separate wafers together.
- the bonding wafers can then be thinned to form the TSVs to provide the three dimensionally stacked structure.
- TSV structures are also discussed in, for example, the following U.S. patent documents: U.S. Pat. No. 6,916,725, U.S. Pat. No. 7,214,615, U.S. Pat. No. 7,282,444, and U.S. Patent Publication No. 2004/0245623.
- Embodiments according to the invention can provide methods of forming Through-Silicon-Via (TSV) structures including forming a conductive via through a substrate extending from an upper surface of the substrate to a backside surface of the substrate, that is opposite the upper surface, and having a conductive protective layer comprising Ni and/or Co formed at a bottom of the conductive via.
- a polymer insulating layer can be formed on the backside surface that is separate from the substrate and in contact with the conductive protective layer.
- FIG. 1 is a cross sectional view that illustrates Through-Silicon-Via structures including conductive protective layers formed thereon in some embodiments according to the invention.
- FIG. 2 is a flow chart that illustrates methods of forming Through-Silicon-Via structures in some embodiments according to the invention.
- FIGS. 3-5 are cross sectional views that illustrate methods of forming TSV structures in some embodiments according to the invention.
- FIG. 6 is a graph that illustrates the comparative diffusivity of different metals over a range of temperatures.
- FIGS. 7-9 are cross sectional views that illustrate the formation of TSV structures in some embodiments according to the invention.
- FIGS. 10-12 are cross sectional views that illustrate the formation of TSV structures in some embodiments according to the invention.
- FIGS. 13-16 are cross sectional views that illustrate the formation of TSV structures in some embodiments according to the invention.
- FIG. 17 is a cross sectional view that illustrates TSV structures including a groove formed on a contact pad in some embodiments according to the invention.
- FIG. 18 is a cross sectional view that illustrates TSV structures having an upper planar surface formed offset from a contact pad in some embodiments according to the invention.
- FIGS. 19-22 are cross sectional views that illustrate the formation of TSV structures in some embodiments according to the invention.
- FIG. 23 is a cross sectional view that illustrates a schematic representation of a stack of substrates including respective TSV structures used to interconnect the substrates included in a package configured for interconnection to an under lying structure using solder bumps in some embodiments according to the invention.
- FIG. 24 is a cross sectional view that illustrates immediately adjacent substrates in the stack, electrically connected to one another by respective TSV structures wherein at least one of the TSV structures includes a groove filled with solder to define a coplanar surface with an upper surface at the TSV structure having a groove formed therein in some embodiments according to the invention.
- FIG. 25 is a cross sectional view that illustrates immediately adjacent substrates in a three dimensional stack electrically coupled to one another by respective TSV structures wherein at least one of the structures includes a groove filled with solder that extends outside the groove in some embodiments according to the invention.
- FIG. 26 is a cross sectional view that illustrates immediately adjacent substrates in the three dimensional stack electrically connected to one another by respective TSV structures wherein solder is formed on the planar surface of at least one of the TSV structures used to electrically connect to the immediately adjacent TSV structure in some embodiments according to the invention.
- FIG. 27 is a cross sectional schematic representation of a three dimensional stacked structure including TSVs in a zigzag pattern utilizing contact pads offset from the TSV structures in some embodiments according to the invention.
- FIG. 28 is a cross sectional schematic representation of a three dimensional stacked structure including TSV structures in an aligned pattern including contact pads formed within the TSV structures in some embodiments according to the invention.
- FIG. 29 is a cross sectional schematic representation of a three dimensional structure including inverted TSV structures in some embodiments according to the invention.
- FIG. 30 is a cross sectional view that illustrates the immediately adjacent substrates within three dimensional stack structure of FIG. 29 wherein at least one of the TSV structures includes a groove therein filled with solder to define a planar surface of the TSV structure electrically connected to the adjacent TSV structure in some embodiments according to the invention.
- FIG. 31 is a cross sectional view that illustrates immediately adjacent substrates within the three dimensionally stacked structures shown in FIG. 29 wherein the immediately adjacent TSV structures are electrically connected by solder therebetween formed one a planar surface of at least one of the TSV structures in some embodiments according to the invention.
- FIG. 32 is a cross sectional schematic view that illustrates a three dimensionally stacked structure including TSV structures used to interconnect substrates therein arranged to make a zigzag pattern wherein the TSV structures include contact pads that are offset from the TSV structures in some embodiments according to the invention.
- FIG. 33 is a plan schematic view of a standard form factor memory card in some embodiments according to the invention.
- FIG. 34 is a cross sectional view taken along the cross sectional line I-I′ shown in FIG. 33 that illustrates a three dimensionally stacked structure used to implement the memory card as part of the stack and further a controller chip associated therewith in some embodiments according to the invention.
- FIG. 35 is a plan view of a standard form factor memory card included in a three dimensionally stacked structure including TSV structures in some embodiments according to the invention.
- FIG. 36 is a cross sectional schematic view taken along cross sectional line II-II′ shown in FIG. 35 wherein a three dimensionally stacked structure including TSV structures are used to implement non-volatile memory with TSV structures including contact pads formed therein used to electrically connect the substrates in the stack to one another in some embodiments according to the invention.
- FIG. 37 is schematic representation of a memory module including memory devices with TSV structures therein in some embodiments according to the invention.
- FIG. 38 is a block diagram that illustrates an electronic system including various devices including TSV structures in some embodiments according to the invention.
- first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, materials, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, material, region, layer or section from another element, material, region, layer or section. Thus, a first element, material, region, layer or section discussed below could be termed a second element, material, region, layer or section without departing from the teachings of the present invention.
- Relative terms such as “lower”, “back”, and “upper” may be used herein to describe one element's relationship to another element as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the structure in the FIG. 1 is turned over, elements described as being on the “backside” of substrate would then be oriented on “upper” surface of the substrate. The exemplary term “upper”, can therefore, encompasses both an orientation of “lower” and “upper,” depending on the particular orientation of the figure. Similarly, if the structure in one of the figures is turned over, elements described as “below” or “beneath” other elements would then be oriented “above” the other elements. The exemplary terms “below” or “beneath” can, therefore, encompass both an orientation of above and below.
- Embodiments of the present invention are described herein with reference to cross section and perspective illustrations that are schematic illustrations of idealized embodiments of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, a region illustrated or described as flat may, typically, have rough and/or nonlinear features. Moreover, sharp angles that are illustrated, typically, may be rounded. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region and are not intended to limit the scope of the present invention.
- FIG. 1 is a cross sectional view that illustrates a Through-Silicon-Via (TSV) structure 100 including a conductive via 105 that extends through a substrate 110 from an upper surface 111 to a back side surface 112 .
- TSV Through-Silicon-Via
- the terms “upper” and “back” sides are relative terms used herein for convenience to differentiate one surface from another and, further, can be generally referred to the surfaces that are processed by thinning or etching to expose a protruding portion of the conductive via 105 as part of the completed TSV structure 100 .
- a conductive protective layer 115 is formed on the conductive via and extends on the side wall thereof to a bottom region of the conductive via 105 proximate to the back side surface 112 .
- a diffusion barrier layer 525 is formed on the conductive protective layer 115 and extends along the side wall of the conductive via 105 but does not extend on to the bottom region thereof.
- an insulating layer 120 is formed on the diffusion barrier layer 525 and also extends on the side wall on the conductive via 105 and further, does not extend to the bottom region of the conductive via 105 . It will be understood that in some embodiments according to the invention, the diffusion barrier layer 525 and the insulating layer 120 can be combined into a single layer.
- a separate polymer insulating layer 130 is formed on the back side surface 112 of the substrate 110 and extends on to the side walls of the conductive protective layer 115 proximate to the conductive via 105 . Furthermore, the outer surface of the separate polymer insulating layer 130 has an inclined profile proximate to where the separate insulating layer 130 contacts the conductive protective layer 115 .
- the polymer insulating layer 130 has an average thickness, measure relative to the back side surface 112 at the conductive via that is greater than the thickness of the polymer insulating layer on the backside surface 112 spaced apart from the conductive via. In some embodiments according to the invention, the polymer insulating layer 130 is thinner on the conductive via side wall than when measured relative to the back side surface. In still other embodiments according to the invention, the polymer insulating layer 130 has a thickness of about 8 microns where the conductive via 105 protrudes from the back side surface 112 .
- the polymer insulating layer 130 has a thickness of about 1 to 2 microns and a position that is spaced apart from within the protruding portion of the conductive via 105 . In some embodiments according to the invention, the polymer insulating layer 130 has a viscosity of about 290 cP, and a resistivity of about 10 to the 10-ohm-cm and modules of about 1 GPa to about 3 GPa.
- the conductive protective layer 115 can be a metal that forms in inter-metallic compound with solder that can be used to electrically connect the TSV structure 100 to another TSV structure stacked on. In some embodiments according to the invention the conductive protective layer 115 can be a metal having a wet ability with solder that is greater than that of Td, Ti, TiM, Ta, and TaN. In some embodiments according to the invention, the conductive protective layer 115 can be Ni, and/or Co doped with a rare earth element or transition metal. In some embodiments according to the invention, the conductive protective layer 115 can be Ni doped with V and/or P or can be Co doped with W, P, Cr, and/or B.
- the conductive protective layer 115 can be a metal having diffusivity into Si that is less than that of Au, Cu, and Ag into Si.
- Some exemplary metals according to the present invention are illustrated, for example, in FIG. 6 .
- the protruding portion of the conductive via 115 can protrude from the back side surface 112 by about 15 microns and can have a total height (i.e., from the portions of the conductive via 105 located on the upper surface 111 to the protruding portion) of about 45 microns and have a width of about 30 microns where the thickness of the substrate 110 is about 30 microns.
- the conductive via 105 can be formed on a conductive pad located in the substrate 110 just beneath the portion of the conductive via 105 located on the upper surface 111 .
- the conductive via 105 can be formed offset from the conductive pad such that the conductive pad is located on the upper surface 111 spaced apart from the conductive via 105 .
- FIG. 2 is a flow chart that illustrates methods of forming TSV structures in some embodiments according to the invention.
- a hole is formed in a substrate (Block 505 ) and an insulator, diffusion barrier layer and conductive protective layer are formed on a substrate and in the hole (Block 210 ).
- a conductive material is formed in the hole (Block 515 ), and the back side surface of the substrate is processed to expose the diffusion barrier layer, conductive protective layer on the back side of the substrate to provide a TSV structure (Block 220 ).
- a polymer insulating layer is formed on the back side surface of the substrate and on the back side portion of the TSV structure (Block 225 ) and a portion of the polymer insulating layer is removed to expose the TSV structure on the back side surface (Block 330 ).
- FIGS. 3-5 and 7 - 9 are cross sectional views that illustrate methods of forming TSV structures in some embodiments according to the invention.
- a substrate 11 includes an upper surface 11 F and a back side surface 11 B and includes circuits from therein.
- an insulating layer 15 is formed on the upper surface 11 F to have hole 15 H therein that exposes an electrical interconnect 13 that lies within the redistribution region in which a redistributed contact pad will be formed offset from the TSV structure formed in the substrate 11 .
- the interconnect 13 can be Cu, Al, W, Ti, Ta, which can be used to provide the contact pad.
- the insulating layer 15 can be a passivation layer formed of Si, O, Si, N, and/or Si ON.
- a recess 20 is formed in the substrate 11 using dry etching or laser drilling.
- the recess 20 has a diameter of about 30 microns and a depth of about 30 to about 100 microns.
- an insulator layer 21 can be formed in the recess 20 and on the upper surface 11 F.
- the insulator 21 is not deposited in or is removed from the opening 15 H.
- a diffusion barrier layer 23 can be formed in the recess 20 on the insulator layer 21 as well as on the upper surface 11 F.
- the diffusion barrier layer 23 can be Ti, TiN, TaN.
- the diffusion barrier layer 23 is also not deposited or is removed from the opening 15 H wherein the contact pad will be formed.
- a conductive protective layer 24 is formed inside the recess 20 and on the upper surface 11 F including in the opening 15 H.
- the insulating layer 21 and diffusion barrier layer can be combined in a single layer having the properties of both. It will be further understood that the conductive protective layer 24 described above in reference to FIG. 5 can have the same properties as described above in reference to FIGS. 1 and 6 .
- a photo resist pattern 32 is formed on the conductive protective layer 24 so that an opening in the photo resist pattern 32 exposes the recess 20 and a portion of the upper surface 11 that includes the redistribution area including the contact pad.
- a conductive material 25 is formed on the recess 20 and on the upper surface 11 F.
- the conductive material can be Cu, W, Al, which is formed using electroless plating, CVD, or PVD.
- the conductive material 25 can be used as a hard mask to remove the photo resist pattern 32 as well as portions of the conductive protective layer 24 and the diffusion barrier layer 23 laying beneath the photo resist pattern 32 .
- a groove 27 S can be formed in the conductive material 33 that is self aligned to the center of the recess 20 .
- a bottom of the groove of 27 S can extend to a level into the recess that is beneath a level of the upper surface 11 F by a distance d 1 .
- formation of the conductive material 25 in the recess 20 and on the redistributed pad can provide for the formation of a redistribution pattern 27 E wherein the conductive material 25 is electrically connected to the interconnect 13 and the substrate 11 .
- FIGS. 10-12 are cross sectional views that illustrate the formation of the conductive material 27 in the recess 20 and on the upper surface 11 F according to other embodiments according to the invention.
- a photo resist pattern 32 is formed in the recess 20 and on the redistribution region including over the whole 15 H.
- the photo resist pattern 32 is used as an etch mask to remove the materials on the upper surface 11 F located outside the photo resist pattern 32 to provide for the formation of the recess 20 and to expose a portion of the upper surface 11 F including the redistribution region.
- the conductive material 27 is formed in the recess 20 and on the portions of the upper surface 11 F on which on the conductive protective layer 24 remains. Accordingly, the conductive via can be formed in the recess along with the electrical connection to the inter connect 13 for the processing as described below.
- FIGS. 13-16 are cross sectional views that illustrate formation of TSV structures by processing the back side surface 11 B of the substrate 11 in some embodiments according to the invention.
- the back side surface 11 B is processed using grinding or a chemical policy process to reduce the thickness of the substrate 11 but still avoids the exposure of a bottom portion 27 B of the conductive protective layer 24 .
- a dry etch process is used to expose the bottom portion 24 B of the conductive protective layer 24 , which includes a protruding portion 25 , which protrudes from the reduced back side surface 11 B of the substrate 11 .
- a portion of the insulator layer 21 and an underlying portion of the diffusion barrier layer 23 are removed where the protruding portion occurs.
- a polymer insulating layer 31 is formed on the back side surface 11 B including on the protruding portion of the via and particularly on the conductive protective layer 24 .
- the polymer insulating layer 31 is applied to the back side surface 11 B using a spin coating or a spraying method and, further, the polymer insulating layer can have an etch selectivity relative to the conductive protective layer 24 .
- the polymer insulating layer 31 can help relieve stress caused by materials that are formed on or in the substrate to reduce the tendency of the substrate to warp. Accordingly, because the polymer insulating layer 31 is coated on to the back side surface 11 B, the polymer insulating layer 31 can be a separate layer distinct from the substrate 11 .
- the polymer insulating layer 31 is etched back to reduce the thickness thereof and the backside surface 11 B as well as to expose the conductive protective layer through the polymer insulating layer 31 .
- the etch back process can provide the polymer insulating layer 31 to have an incline profile at a point where the polymer insulating layer contacts the conductive protective layer 24 .
- the etch back process reduces the thickness of the polymer insulating layer 31 to a thickness D 2 which is less than the distance which the protruding portion of the via protrudes from the back side surface 11 B so that the protruding portion of the via protrudes through the polymer insulating layer 31 .
- a thickness D 2 which is less than the distance which the protruding portion of the via protrudes from the back side surface 11 B so that the protruding portion of the via protrudes through the polymer insulating layer 31 .
- a thickness D 3 of the polymer insulating layer 31 on a side wall of the conductive protective layer 24 included in the protruding portion thereof is less than the thickness D 2 of the polymer insulating layer 31 on the back side surface 11 B. It will be further understood that the thickness D 3 can be controlled by adjusting the viscosity of the polymer used to form the polymer insulating layer 31 .
- FIG. 17 is a cross sectional view that illustrates a TSV structure co-located with a contact pad 13 ′ having portions located in the substrate 11 as shown.
- FIG. 18 is a cross sectional view is a view that illustrates TSV structures wherein an upper surface 27 E′ of the conductive via is plainer and does not include a groove 20 .
- FIGS. 19-22 are cross sectional views that illustrate methods of forming a TSV structure in some embodiments according to the invention.
- an insulator layer 21 , diffusion barrier layer 23 , and a conductive protective layer 24 are formed in the recess 20 and on the upper surface 11 F of the substrate 11 as described above.
- a photo resist mask 35 is formed partially in the recess 20 as well as on the upper surface 11 F of the substrate 11 .
- a central portion of the recess 20 is left exposed by the photo resist pattern 35 that covers remaining portions of the recess 20 as well as those portions of the conductive protective 24 layer outside the recess.
- the etching step is conducted using the photo resist pattern 35 to remove a portion of the conductive protective layer 24 located at the bottom of recess 20 , which is exposed by the photo resist pattern 35 . Subsequently, the photo resist pattern 35 is removed. Accordingly, the insulator layer 21 and the diffusion barrier layer 23 of the only remaining portions of the layers located at the bottom of the recess at region B.
- a conductive material 25 is formed in the recess 20 as well as on the upper surface 11 F from the substrate 11 including on the redistribution region to provide the contact pad as described above. It will be understood that the conductive material 25 deposited in the recess can be patterned to provide the TSV structure according to any of the approaches described herein.
- FIG. 23 is the cross sectional schematic view of a package 118 including a three dimensional stack of substrate 121 - 128 connected to one another by TSV structures 27 on a substrate 110 .
- the three dimensional stack can include a substrate 129 including logic devices also connected to the 3-D stack using TSV structures in some embodiments according to the invention.
- the package 118 can be conducted to other devices or a substrate by solder bumps 111 .
- the substrate 110 can include interconnect 113 used to provide signals to-from the three dimensional stacks of substrates and the solder bumps 111 .
- FIG. 24 is a cross sectional view that illustrates TSV structures included in the three dimensional stack of substrates and the package 118 highlighted at region E 1 shown in FIG. 23 in some embodiments according to the invention.
- the groove in the upper surface of the conductive material includes solder 33 which is used to electrically connect the underlying TSV structure to another TSV structure located directly above the groove. It will be understood that the solder 33 is limited to being within the groove and does not extend on to the upper surface of the conductive material.
- FIG. 25 is a cross sectional view that illustrates alternative embodiments of interconnected TSV structures included in the package 118 shown in FIG. 23 in some embodiments according to the invention.
- solder 33 ′ used to interconnect the two immediately adjacent TSV structures is not limited to within the groove and rather extends on to at least a portion of the upper surface of the conductive material used to form the lower TSV structure.
- FIG. 26 is cross sectional view that illustrates a conventional structure wherein a solder 34 used to electrically connect the upper and lower TSV structures may provide additional thickness D 4 to the overall height of the three dimensional stack.
- FIG. 27 is a cross sectional schematic view that illustrate a three dimensional stack of substrates including TSV structures used for electrical connections between the three dimensionally stacked substrates.
- the TSV structures can be configured with the redistributed region including the pads which can be electrically coupled to TSV structures located in the immediately adjacent substrates in the three dimensional stack.
- the redistribution regions and TSV structures associated therewith can be arranged to make zigzag pattern as shown. It will be understood that the arrangement shown in FIG. 27 can be utilized to provide a three dimensional stack of substrates including memory devices as well as a logic chip 139 located within the three dimensional stack.
- FIG. 28 is a cross sectional schematic view of a package 118 which would include the three dimensional stack of substrate electrically connected to one another by TSV structures in some embodiments according to the invention.
- the two embodiments illustrated in FIG. 27 the arrangement illustrated in FIG. 28 provide parallel interconnection of the TSV structures utilizing the contact pad located within the TSV structures rather than offset therefrom as shown in FIG. 27 .
- the three dimensional stack of substrates can be used to implement memory devices within the package which may also exclude a logic device 139 in comparison to that shown in FIG. 27 .
- FIG. 29 is a cross sectional schematic view that illustrates a three dimensional stack of substrates electrically interconnected with one another using TSV structures in some embodiments according to the invention.
- a logic chip 159 can be included within the three dimensional stack of substrates.
- the TSV structures can be coupled to one another using an inverted TSV structure.
- FIG. 30 is a cross sectional view that illustrates the adjacent TSV structures within the three dimensional stack of substrates shown at region E 1 in FIG. 29 . According to FIG. 30 , solder 33 located in the groove of the upper TSV structure is fully confined therein and does not extend out of the groove.
- FIG. 32 is a cross sectional schematic representation of a package 118 including a three dimensional stack of substrate electrically connected to one another by TSV structures arranged in a zigzag pattern in some embodiments according to the invention.
- FIG. 33 is a plan view of a memory card formatted to a standard form-factor card including non-volatile memory, controller chip 195 , and external terminals 193 used to interconnect the memory card to a socket in some embodiments according to the invention.
- FIG. 34 is a cross sectional schematic view along cross section I-I′ shown in FIG. 33 in some embodiments according to the invention.
- a substrate within the card 199 includes interconnect 192 that is connected to the external terminals 193 .
- the interconnect 192 also electrically connects to substrates for the controller chip 195 as well as the substrates within the three dimensional stack of substrates used to implement the non-volatile memory within the memory card.
- both the controller chip 195 and the substrates within the three dimensional stack used to implement the non-volatile memory are electrically connected to one another using TSV structures where the contact pads are included within the TSV structures themselves as illustrated above, for example, in FIG. 17 .
- FIG. 35 is a plan view of a non-volatile memory implemented according to a standard form factor including a non-volatile memory 198 and external terminals 193 in some embodiments according to the invention.
- FIG. 36 is a cross sectional schematic view along cross section II-II prime shown in FIG. 35 .
- a three dimensional stack of substrates is used to implement the non-volatile memory 198 and further can include a substrate 195 prime used to implement the controller.
- the substrate 191 prime includes electrical interconnect 192 that is used to electrically connect the external terminals 193 to the substrates within the three dimensional stack.
- the three dimensional stack substrates are interconnected by TSV structures having contact pads formed therein as shown for example above in FIG. 17 .
- FIG. 37 is a schematic representation of a memory module including packages 207 including memory devices on a substrate 201 wherein IO terminals 205 are used to connect the memories within the packages 207 to devices located outside the memory module. Furthermore, the memory module can include a controller unit 203 to coordinate operations of the memory devices included on the module. It will be understood that memory devices included within the packages 207 can be formed with TSV structures as described herein in some embodiments according to the invention.
- FIG. 38 is a block diagram of an electronic system that includes a processor 215 coupled to a memory 217 and an IO device 213 by a bus 219 . It will be understood that the devices used to implement the processor 215 , the memory devices 217 and the IR devices 213 can all be implemented using TSV structures in some embodiments according to the invention.
Abstract
Through-Silicon-Via (TSV) structures can be provided by forming a conductive via through a substrate extending from an upper surface of the substrate to a backside surface of the substrate, that is opposite the upper surface, and having a conductive protective layer comprising Ni and/or Co formed at a bottom of the conductive via. A polymer insulating layer can be formed on the backside surface that is separate from the substrate and in contact with the conductive protective layer.
Description
- This application is a divisional of U.S. patent application Ser. No. 12/408,369, filed Mar. 20, 2009, which claims priority to Korean Patent Application No. 2008-0080494, filed in the Korean Intellectual Property Office on Aug. 18, 2008, the disclosures of which are incorporated herein in their entirety by reference.
- The present invention relates to the field of semiconductors in general, and more particularly, to Through-Silicon-Via structures and methods of forming.
- Advances in integration technology have led to the development of a three dimensionally stacked LSI approach taken in favor of the conventional two-dimensional LSI approach. Some types of three dimensional integration include package stacking, die stacking, and wafer stacking. Among the wafer stacking approach, a technique called Through-Silicon-Via (TSV) can be used to extend a via hole through a substrate so that a conductive via may be formed that completely penetrates the substrate. In turn, multiple substrates including TSVs can be stacked on one another to achieve three dimensional integration. In particular, the TSVs of different substrates can conduct signals from one substrate to another without the use of, for example, wires.
- Two approaches that can be used in the formation of TSVs include a “via first” approach and a “via last” approach. According to a via first approach, TSVs are formed through the substrate before a back end of line process, for example, a metal interconnection process, is accomplished. Furthermore, the via first approach may be used before CMOS devices are formed in the substrates. According to the via first approach, vias can be formed in the substrates to only partially penetrate the substrate wherein after the CMOS and back end of line processing can be provided. Subsequently, the substrates can be thinned so that the vias are exposed and bound together to achieve a three-dimensional stacked structure.
- Alternatively, the TSVs can be formed after the formation of the CMOS devices but before the back end of line processing. In particular, the CMOS devices can be formed on the substrate whereupon the vias can be formed to partially penetrate the substrate. Then, the back end of line processing can be provided and followed by a thinning process to complete the TSVs. Finally, the substrates having the TSVs formed therein can be bonded together to provide the three dimensionally stacked structure.
- According to the via first approach, vias can be formed in the substrate either before the CMOS devices are formed or before the back end of line processing is provided. For example, the vias can be formed before the formation of CMOS devices by first forming vias that partially penetrate the substrate. Then, the C-MOS and back end of line processing can be provided and followed by a thinning process, which can complete the formation of the TSVs and the substrate. Subsequently, multiple substrates including the TSVs can be bonded together to provide the three dimensionally stacked structure.
- According to the via last approach, the vias can be formed during or after the back end of line processing (BEOL) or after a bonding process. When the TSVs are formed during the BEOL, the process can be referred to as a “TSV middle process.” Conventionally, the TSV middle process can be included in the TSV last process as well. For example, processes for the formation of layer in a CMOS process, such formation of ILD, metal 1 TSV, and metal 2 processes.) For example, the via last approach can be used to provide TSVs after the back end of line processing, but before bonding by forming CMOS devices and a back end of line processing before the formation of vias which partially penetrate the substrate. Subsequently, a thinning process can be used to complete the TSV structure, which penetrates the substrate whereupon a bonding process can be used to connect the substrates including the TSV structures to provide the three dimensionally stacked structure.
- Alternatively, the via last approach can be used to provide the TSVs after the bonding. For example, the CMOS and back end of line processing can be provided and followed by the bonding of separate wafers together. The bonding wafers can then be thinned to form the TSVs to provide the three dimensionally stacked structure.
- TSV structures are also discussed in, for example, the following U.S. patent documents: U.S. Pat. No. 6,916,725, U.S. Pat. No. 7,214,615, U.S. Pat. No. 7,282,444, and U.S. Patent Publication No. 2004/0245623.
- Embodiments according to the invention can provide methods of forming Through-Silicon-Via (TSV) structures including forming a conductive via through a substrate extending from an upper surface of the substrate to a backside surface of the substrate, that is opposite the upper surface, and having a conductive protective layer comprising Ni and/or Co formed at a bottom of the conductive via. A polymer insulating layer can be formed on the backside surface that is separate from the substrate and in contact with the conductive protective layer.
-
FIG. 1 is a cross sectional view that illustrates Through-Silicon-Via structures including conductive protective layers formed thereon in some embodiments according to the invention. -
FIG. 2 is a flow chart that illustrates methods of forming Through-Silicon-Via structures in some embodiments according to the invention. -
FIGS. 3-5 are cross sectional views that illustrate methods of forming TSV structures in some embodiments according to the invention. -
FIG. 6 is a graph that illustrates the comparative diffusivity of different metals over a range of temperatures. -
FIGS. 7-9 are cross sectional views that illustrate the formation of TSV structures in some embodiments according to the invention. -
FIGS. 10-12 are cross sectional views that illustrate the formation of TSV structures in some embodiments according to the invention. -
FIGS. 13-16 are cross sectional views that illustrate the formation of TSV structures in some embodiments according to the invention. -
FIG. 17 is a cross sectional view that illustrates TSV structures including a groove formed on a contact pad in some embodiments according to the invention. -
FIG. 18 is a cross sectional view that illustrates TSV structures having an upper planar surface formed offset from a contact pad in some embodiments according to the invention. -
FIGS. 19-22 are cross sectional views that illustrate the formation of TSV structures in some embodiments according to the invention. -
FIG. 23 is a cross sectional view that illustrates a schematic representation of a stack of substrates including respective TSV structures used to interconnect the substrates included in a package configured for interconnection to an under lying structure using solder bumps in some embodiments according to the invention. -
FIG. 24 is a cross sectional view that illustrates immediately adjacent substrates in the stack, electrically connected to one another by respective TSV structures wherein at least one of the TSV structures includes a groove filled with solder to define a coplanar surface with an upper surface at the TSV structure having a groove formed therein in some embodiments according to the invention. -
FIG. 25 is a cross sectional view that illustrates immediately adjacent substrates in a three dimensional stack electrically coupled to one another by respective TSV structures wherein at least one of the structures includes a groove filled with solder that extends outside the groove in some embodiments according to the invention. -
FIG. 26 is a cross sectional view that illustrates immediately adjacent substrates in the three dimensional stack electrically connected to one another by respective TSV structures wherein solder is formed on the planar surface of at least one of the TSV structures used to electrically connect to the immediately adjacent TSV structure in some embodiments according to the invention. -
FIG. 27 is a cross sectional schematic representation of a three dimensional stacked structure including TSVs in a zigzag pattern utilizing contact pads offset from the TSV structures in some embodiments according to the invention. -
FIG. 28 is a cross sectional schematic representation of a three dimensional stacked structure including TSV structures in an aligned pattern including contact pads formed within the TSV structures in some embodiments according to the invention. -
FIG. 29 is a cross sectional schematic representation of a three dimensional structure including inverted TSV structures in some embodiments according to the invention. -
FIG. 30 is a cross sectional view that illustrates the immediately adjacent substrates within three dimensional stack structure ofFIG. 29 wherein at least one of the TSV structures includes a groove therein filled with solder to define a planar surface of the TSV structure electrically connected to the adjacent TSV structure in some embodiments according to the invention. -
FIG. 31 is a cross sectional view that illustrates immediately adjacent substrates within the three dimensionally stacked structures shown inFIG. 29 wherein the immediately adjacent TSV structures are electrically connected by solder therebetween formed one a planar surface of at least one of the TSV structures in some embodiments according to the invention. -
FIG. 32 is a cross sectional schematic view that illustrates a three dimensionally stacked structure including TSV structures used to interconnect substrates therein arranged to make a zigzag pattern wherein the TSV structures include contact pads that are offset from the TSV structures in some embodiments according to the invention. -
FIG. 33 is a plan schematic view of a standard form factor memory card in some embodiments according to the invention. -
FIG. 34 is a cross sectional view taken along the cross sectional line I-I′ shown inFIG. 33 that illustrates a three dimensionally stacked structure used to implement the memory card as part of the stack and further a controller chip associated therewith in some embodiments according to the invention. -
FIG. 35 is a plan view of a standard form factor memory card included in a three dimensionally stacked structure including TSV structures in some embodiments according to the invention. -
FIG. 36 is a cross sectional schematic view taken along cross sectional line II-II′ shown inFIG. 35 wherein a three dimensionally stacked structure including TSV structures are used to implement non-volatile memory with TSV structures including contact pads formed therein used to electrically connect the substrates in the stack to one another in some embodiments according to the invention. -
FIG. 37 is schematic representation of a memory module including memory devices with TSV structures therein in some embodiments according to the invention. -
FIG. 38 is a block diagram that illustrates an electronic system including various devices including TSV structures in some embodiments according to the invention. - The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. However, this invention should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions may be exaggerated for clarity. Like numbers refer to like elements throughout. As used herein the term “and/or” includes any and all combinations of one or more of the associated listed items and may be abbreviated as “/”.
- The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a,” “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises,” “comprising,” “having,” “having,” “includes,” and/or “including” when used in this specification, specify the presence of stated features, regions, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, regions, steps, operations, elements, components, and/or groups thereof.
- It will be understood that when an element such as a layer or region is referred to as being “on” or extending “onto” another element (or variations thereof), it can be directly on or extend directly onto the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or extending “directly onto” another element (or variations thereof), there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element (or variations thereof), it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element (or variations thereof), there are no intervening elements present.
- It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, components, regions, layers and/or sections, these elements, materials, regions, layers and/or sections should not be limited by these terms. These terms are only used to distinguish one element, material, region, layer or section from another element, material, region, layer or section. Thus, a first element, material, region, layer or section discussed below could be termed a second element, material, region, layer or section without departing from the teachings of the present invention.
- Relative terms, such as “lower”, “back”, and “upper” may be used herein to describe one element's relationship to another element as illustrated in the Figures. It will be understood that relative terms are intended to encompass different orientations of the device in addition to the orientation depicted in the Figures. For example, if the structure in the
FIG. 1 is turned over, elements described as being on the “backside” of substrate would then be oriented on “upper” surface of the substrate. The exemplary term “upper”, can therefore, encompasses both an orientation of “lower” and “upper,” depending on the particular orientation of the figure. Similarly, if the structure in one of the figures is turned over, elements described as “below” or “beneath” other elements would then be oriented “above” the other elements. The exemplary terms “below” or “beneath” can, therefore, encompass both an orientation of above and below. - Embodiments of the present invention are described herein with reference to cross section and perspective illustrations that are schematic illustrations of idealized embodiments of the present invention. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, embodiments of the present invention should not be construed as limited to the particular shapes of regions illustrated herein but are to include deviations in shapes that result, for example, from manufacturing. For example, a region illustrated or described as flat may, typically, have rough and/or nonlinear features. Moreover, sharp angles that are illustrated, typically, may be rounded. Thus, the regions illustrated in the figures are schematic in nature and their shapes are not intended to illustrate the precise shape of a region and are not intended to limit the scope of the present invention.
- Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and the present disclosure, and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
-
FIG. 1 is a cross sectional view that illustrates a Through-Silicon-Via (TSV)structure 100 including a conductive via 105 that extends through asubstrate 110 from anupper surface 111 to aback side surface 112. It will be understood that the terms “upper” and “back” sides are relative terms used herein for convenience to differentiate one surface from another and, further, can be generally referred to the surfaces that are processed by thinning or etching to expose a protruding portion of the conductive via 105 as part of the completedTSV structure 100. - A conductive
protective layer 115 is formed on the conductive via and extends on the side wall thereof to a bottom region of the conductive via 105 proximate to theback side surface 112. A diffusion barrier layer 525 is formed on the conductiveprotective layer 115 and extends along the side wall of the conductive via 105 but does not extend on to the bottom region thereof. Still further, an insulatinglayer 120 is formed on the diffusion barrier layer 525 and also extends on the side wall on the conductive via 105 and further, does not extend to the bottom region of the conductive via 105. It will be understood that in some embodiments according to the invention, the diffusion barrier layer 525 and the insulatinglayer 120 can be combined into a single layer. - Still referring to
FIG. 1 a separatepolymer insulating layer 130 is formed on theback side surface 112 of thesubstrate 110 and extends on to the side walls of the conductiveprotective layer 115 proximate to the conductive via 105. Furthermore, the outer surface of the separatepolymer insulating layer 130 has an inclined profile proximate to where the separate insulatinglayer 130 contacts the conductiveprotective layer 115. - In some embodiments according to the invention, the
polymer insulating layer 130 has an average thickness, measure relative to theback side surface 112 at the conductive via that is greater than the thickness of the polymer insulating layer on thebackside surface 112 spaced apart from the conductive via. In some embodiments according to the invention, thepolymer insulating layer 130 is thinner on the conductive via side wall than when measured relative to the back side surface. In still other embodiments according to the invention, thepolymer insulating layer 130 has a thickness of about 8 microns where the conductive via 105 protrudes from theback side surface 112. In still other embodiments according to the invention, thepolymer insulating layer 130 has a thickness of about 1 to 2 microns and a position that is spaced apart from within the protruding portion of the conductive via 105. In some embodiments according to the invention, thepolymer insulating layer 130 has a viscosity of about 290 cP, and a resistivity of about 10 to the 10-ohm-cm and modules of about 1 GPa to about 3 GPa. - In some embodiments according to the invention, the conductive
protective layer 115 can be a metal that forms in inter-metallic compound with solder that can be used to electrically connect theTSV structure 100 to another TSV structure stacked on. In some embodiments according to the invention the conductiveprotective layer 115 can be a metal having a wet ability with solder that is greater than that of Td, Ti, TiM, Ta, and TaN. In some embodiments according to the invention, the conductiveprotective layer 115 can be Ni, and/or Co doped with a rare earth element or transition metal. In some embodiments according to the invention, the conductiveprotective layer 115 can be Ni doped with V and/or P or can be Co doped with W, P, Cr, and/or B. - In some embodiments according to the invention, the conductive
protective layer 115 can be a metal having diffusivity into Si that is less than that of Au, Cu, and Ag into Si. Some exemplary metals according to the present invention are illustrated, for example, inFIG. 6 . - In some embodiments according to the invention, the protruding portion of the conductive via 115 can protrude from the
back side surface 112 by about 15 microns and can have a total height (i.e., from the portions of the conductive via 105 located on theupper surface 111 to the protruding portion) of about 45 microns and have a width of about 30 microns where the thickness of thesubstrate 110 is about 30 microns. Although not shown inFIG. 1 , in some embodiments according to the invention, the conductive via 105 can be formed on a conductive pad located in thesubstrate 110 just beneath the portion of the conductive via 105 located on theupper surface 111. In still other embodiments according to the invention, the conductive via 105 can be formed offset from the conductive pad such that the conductive pad is located on theupper surface 111 spaced apart from the conductive via 105. -
FIG. 2 is a flow chart that illustrates methods of forming TSV structures in some embodiments according to the invention. According toFIG. 2 a hole is formed in a substrate (Block 505) and an insulator, diffusion barrier layer and conductive protective layer are formed on a substrate and in the hole (Block 210). - A conductive material is formed in the hole (Block 515), and the back side surface of the substrate is processed to expose the diffusion barrier layer, conductive protective layer on the back side of the substrate to provide a TSV structure (Block 220).
- A polymer insulating layer is formed on the back side surface of the substrate and on the back side portion of the TSV structure (Block 225) and a portion of the polymer insulating layer is removed to expose the TSV structure on the back side surface (Block 330).
-
FIGS. 3-5 and 7-9 are cross sectional views that illustrate methods of forming TSV structures in some embodiments according to the invention. According toFIG. 3 , asubstrate 11 includes an upper surface 11F and a back side surface 11B and includes circuits from therein. Further, an insulatinglayer 15 is formed on the upper surface 11F to have hole 15H therein that exposes anelectrical interconnect 13 that lies within the redistribution region in which a redistributed contact pad will be formed offset from the TSV structure formed in thesubstrate 11. In some embodiments according to the invention theinterconnect 13 can be Cu, Al, W, Ti, Ta, which can be used to provide the contact pad. In some embodiments according to the invention, the insulatinglayer 15 can be a passivation layer formed of Si, O, Si, N, and/or Si ON. - According to
FIG. 4 , arecess 20 is formed in thesubstrate 11 using dry etching or laser drilling. In some embodiments according to the invention, therecess 20 has a diameter of about 30 microns and a depth of about 30 to about 100 microns. - According to
FIG. 5 , aninsulator layer 21 can be formed in therecess 20 and on the upper surface 11F. In some embodiments according to the invention, theinsulator 21 is not deposited in or is removed from the opening 15H. Adiffusion barrier layer 23 can be formed in therecess 20 on theinsulator layer 21 as well as on the upper surface 11F. In some embodiments according to the invention, thediffusion barrier layer 23 can be Ti, TiN, TaN. In some embodiments according to the invention, thediffusion barrier layer 23 is also not deposited or is removed from the opening 15H wherein the contact pad will be formed. A conductiveprotective layer 24 is formed inside therecess 20 and on the upper surface 11F including in the opening 15H. In some embodiments according to the invention, the insulatinglayer 21 and diffusion barrier layer can be combined in a single layer having the properties of both. It will be further understood that the conductiveprotective layer 24 described above in reference toFIG. 5 can have the same properties as described above in reference toFIGS. 1 and 6 . - According to
FIG. 7 , a photo resistpattern 32 is formed on the conductiveprotective layer 24 so that an opening in the photo resistpattern 32 exposes therecess 20 and a portion of theupper surface 11 that includes the redistribution area including the contact pad. - According to
FIG. 8 , aconductive material 25 is formed on therecess 20 and on the upper surface 11F. In some embodiments according to the invention, the conductive material can be Cu, W, Al, which is formed using electroless plating, CVD, or PVD. - According to
FIG. 9 , theconductive material 25 can be used as a hard mask to remove the photo resistpattern 32 as well as portions of the conductiveprotective layer 24 and thediffusion barrier layer 23 laying beneath the photo resistpattern 32. Further, a groove 27S can be formed in theconductive material 33 that is self aligned to the center of therecess 20. In some embodiments according to the invention, a bottom of the groove of 27S can extend to a level into the recess that is beneath a level of the upper surface 11F by a distance d1. As further shown inFIG. 9 , formation of theconductive material 25 in therecess 20 and on the redistributed pad can provide for the formation of a redistribution pattern 27E wherein theconductive material 25 is electrically connected to theinterconnect 13 and thesubstrate 11. -
FIGS. 10-12 are cross sectional views that illustrate the formation of theconductive material 27 in therecess 20 and on the upper surface 11F according to other embodiments according to the invention. - According to
FIG. 10 , a photo resistpattern 32 is formed in therecess 20 and on the redistribution region including over the whole 15H. According toFIG. 11 , the photo resistpattern 32 is used as an etch mask to remove the materials on the upper surface 11F located outside the photo resistpattern 32 to provide for the formation of therecess 20 and to expose a portion of the upper surface 11F including the redistribution region. - According to
FIG. 12 , theconductive material 27 is formed in therecess 20 and on the portions of the upper surface 11F on which on the conductiveprotective layer 24 remains. Accordingly, the conductive via can be formed in the recess along with the electrical connection to the inter connect 13 for the processing as described below. -
FIGS. 13-16 are cross sectional views that illustrate formation of TSV structures by processing the back side surface 11B of thesubstrate 11 in some embodiments according to the invention. According toFIG. 13 , the back side surface 11B is processed using grinding or a chemical policy process to reduce the thickness of thesubstrate 11 but still avoids the exposure of a bottom portion 27B of the conductiveprotective layer 24. - According to
FIG. 14 , a dry etch process is used to expose the bottom portion 24B of the conductiveprotective layer 24, which includes a protrudingportion 25, which protrudes from the reduced back side surface 11B of thesubstrate 11. As further shown inFIG. 14 , a portion of theinsulator layer 21 and an underlying portion of thediffusion barrier layer 23 are removed where the protruding portion occurs. - According to
FIG. 15 , apolymer insulating layer 31 is formed on the back side surface 11B including on the protruding portion of the via and particularly on the conductiveprotective layer 24. In some embodiments according to the invention, thepolymer insulating layer 31 is applied to the back side surface 11B using a spin coating or a spraying method and, further, the polymer insulating layer can have an etch selectivity relative to the conductiveprotective layer 24. It will be understood that thepolymer insulating layer 31 can help relieve stress caused by materials that are formed on or in the substrate to reduce the tendency of the substrate to warp. Accordingly, because thepolymer insulating layer 31 is coated on to the back side surface 11B, thepolymer insulating layer 31 can be a separate layer distinct from thesubstrate 11. - According to
FIG. 16 , thepolymer insulating layer 31 is etched back to reduce the thickness thereof and the backside surface 11B as well as to expose the conductive protective layer through thepolymer insulating layer 31. Furthermore, the etch back process can provide thepolymer insulating layer 31 to have an incline profile at a point where the polymer insulating layer contacts the conductiveprotective layer 24. As shown inFIG. 16 , the etch back process reduces the thickness of thepolymer insulating layer 31 to a thickness D2 which is less than the distance which the protruding portion of the via protrudes from the back side surface 11B so that the protruding portion of the via protrudes through thepolymer insulating layer 31. Furthermore, as shown inFIG. 10 , in some embodiments according to the invention, a thickness D3 of thepolymer insulating layer 31 on a side wall of the conductiveprotective layer 24 included in the protruding portion thereof is less than the thickness D2 of thepolymer insulating layer 31 on the back side surface 11B. It will be further understood that the thickness D3 can be controlled by adjusting the viscosity of the polymer used to form thepolymer insulating layer 31. -
FIG. 17 is a cross sectional view that illustrates a TSV structure co-located with acontact pad 13′ having portions located in thesubstrate 11 as shown. -
FIG. 18 is a cross sectional view is a view that illustrates TSV structures wherein an upper surface 27E′ of the conductive via is plainer and does not include agroove 20. -
FIGS. 19-22 are cross sectional views that illustrate methods of forming a TSV structure in some embodiments according to the invention. According toFIG. 19 , aninsulator layer 21,diffusion barrier layer 23, and a conductiveprotective layer 24 are formed in therecess 20 and on the upper surface 11F of thesubstrate 11 as described above. According toFIG. 20 , a photo resistmask 35 is formed partially in therecess 20 as well as on the upper surface 11F of thesubstrate 11. In particular, a central portion of therecess 20 is left exposed by the photo resistpattern 35 that covers remaining portions of therecess 20 as well as those portions of the conductive protective 24 layer outside the recess. - According to
FIG. 21 , the etching step is conducted using the photo resistpattern 35 to remove a portion of the conductiveprotective layer 24 located at the bottom ofrecess 20, which is exposed by the photo resistpattern 35. Subsequently, the photo resistpattern 35 is removed. Accordingly, theinsulator layer 21 and thediffusion barrier layer 23 of the only remaining portions of the layers located at the bottom of the recess at region B. - According to
FIG. 22 , aconductive material 25 is formed in therecess 20 as well as on the upper surface 11F from thesubstrate 11 including on the redistribution region to provide the contact pad as described above. It will be understood that theconductive material 25 deposited in the recess can be patterned to provide the TSV structure according to any of the approaches described herein. -
FIG. 23 is the cross sectional schematic view of apackage 118 including a three dimensional stack of substrate 121-128 connected to one another byTSV structures 27 on asubstrate 110. It will be further understood that the three dimensional stack can include asubstrate 129 including logic devices also connected to the 3-D stack using TSV structures in some embodiments according to the invention. Further, thepackage 118 can be conducted to other devices or a substrate by solder bumps 111. As further shown inFIG. 23 , thesubstrate 110 can include interconnect 113 used to provide signals to-from the three dimensional stacks of substrates and the solder bumps 111. -
FIG. 24 is a cross sectional view that illustrates TSV structures included in the three dimensional stack of substrates and thepackage 118 highlighted at region E1 shown inFIG. 23 in some embodiments according to the invention. According toFIG. 24 , the groove in the upper surface of the conductive material includessolder 33 which is used to electrically connect the underlying TSV structure to another TSV structure located directly above the groove. It will be understood that thesolder 33 is limited to being within the groove and does not extend on to the upper surface of the conductive material. -
FIG. 25 is a cross sectional view that illustrates alternative embodiments of interconnected TSV structures included in thepackage 118 shown inFIG. 23 in some embodiments according to the invention. In particular,solder 33′ used to interconnect the two immediately adjacent TSV structures is not limited to within the groove and rather extends on to at least a portion of the upper surface of the conductive material used to form the lower TSV structure. -
FIG. 26 is cross sectional view that illustrates a conventional structure wherein asolder 34 used to electrically connect the upper and lower TSV structures may provide additional thickness D4 to the overall height of the three dimensional stack. -
FIG. 27 is a cross sectional schematic view that illustrate a three dimensional stack of substrates including TSV structures used for electrical connections between the three dimensionally stacked substrates. In particular, the TSV structures can be configured with the redistributed region including the pads which can be electrically coupled to TSV structures located in the immediately adjacent substrates in the three dimensional stack. Furthermore, the redistribution regions and TSV structures associated therewith can be arranged to make zigzag pattern as shown. It will be understood that the arrangement shown inFIG. 27 can be utilized to provide a three dimensional stack of substrates including memory devices as well as alogic chip 139 located within the three dimensional stack. -
FIG. 28 is a cross sectional schematic view of apackage 118 which would include the three dimensional stack of substrate electrically connected to one another by TSV structures in some embodiments according to the invention. In contrast, the two embodiments illustrated inFIG. 27 , the arrangement illustrated inFIG. 28 provide parallel interconnection of the TSV structures utilizing the contact pad located within the TSV structures rather than offset therefrom as shown inFIG. 27 . Furthermore, as shown inFIG. 28 the three dimensional stack of substrates can be used to implement memory devices within the package which may also exclude alogic device 139 in comparison to that shown inFIG. 27 . -
FIG. 29 is a cross sectional schematic view that illustrates a three dimensional stack of substrates electrically interconnected with one another using TSV structures in some embodiments according to the invention. As further shown inFIG. 29 , alogic chip 159 can be included within the three dimensional stack of substrates. As further illustrated inFIG. 29 , the TSV structures can be coupled to one another using an inverted TSV structure. -
FIG. 30 is a cross sectional view that illustrates the adjacent TSV structures within the three dimensional stack of substrates shown at region E1 inFIG. 29 . According toFIG. 30 ,solder 33 located in the groove of the upper TSV structure is fully confined therein and does not extend out of the groove. -
FIG. 32 is a cross sectional schematic representation of apackage 118 including a three dimensional stack of substrate electrically connected to one another by TSV structures arranged in a zigzag pattern in some embodiments according to the invention. -
FIG. 33 is a plan view of a memory card formatted to a standard form-factor card including non-volatile memory,controller chip 195, andexternal terminals 193 used to interconnect the memory card to a socket in some embodiments according to the invention. -
FIG. 34 is a cross sectional schematic view along cross section I-I′ shown inFIG. 33 in some embodiments according to the invention. In particular, a substrate within thecard 199 includesinterconnect 192 that is connected to theexternal terminals 193. Theinterconnect 192 also electrically connects to substrates for thecontroller chip 195 as well as the substrates within the three dimensional stack of substrates used to implement the non-volatile memory within the memory card. According toFIG. 34 , both thecontroller chip 195 and the substrates within the three dimensional stack used to implement the non-volatile memory are electrically connected to one another using TSV structures where the contact pads are included within the TSV structures themselves as illustrated above, for example, inFIG. 17 . -
FIG. 35 is a plan view of a non-volatile memory implemented according to a standard form factor including anon-volatile memory 198 andexternal terminals 193 in some embodiments according to the invention. -
FIG. 36 is a cross sectional schematic view along cross section II-II prime shown inFIG. 35 . According toFIG. 36 , a three dimensional stack of substrates is used to implement thenon-volatile memory 198 and further can include asubstrate 195 prime used to implement the controller. Further, thesubstrate 191 prime includeselectrical interconnect 192 that is used to electrically connect theexternal terminals 193 to the substrates within the three dimensional stack. Furthermore, the three dimensional stack substrates are interconnected by TSV structures having contact pads formed therein as shown for example above inFIG. 17 . -
FIG. 37 is a schematic representation of a memorymodule including packages 207 including memory devices on asubstrate 201 whereinIO terminals 205 are used to connect the memories within thepackages 207 to devices located outside the memory module. Furthermore, the memory module can include acontroller unit 203 to coordinate operations of the memory devices included on the module. It will be understood that memory devices included within thepackages 207 can be formed with TSV structures as described herein in some embodiments according to the invention. -
FIG. 38 is a block diagram of an electronic system that includes aprocessor 215 coupled to amemory 217 and anIO device 213 by abus 219. It will be understood that the devices used to implement theprocessor 215, thememory devices 217 and theIR devices 213 can all be implemented using TSV structures in some embodiments according to the invention. - Many alterations and modifications may be made by those having ordinary skill in the art, given the benefit of present disclosure, without departing from the spirit and scope of the invention. Therefore, it must be understood that the illustrated embodiments have been set forth only for the purposes of example, and that it should not be taken as limiting the invention as defined by the following claims. The following claims are, therefore, to be read to include not only the combination of elements which are literally set forth but all equivalent elements for performing substantially the same function in substantially the same way to obtain substantially the same result. The claims are thus to be understood to include what is specifically illustrated and described above, what is conceptually equivalent, and also what incorporates the essential idea of the invention.
Claims (14)
1. A method of forming a Through-Silicon-Via (TSV) comprising:
forming a conductive via through a substrate extending from an upper surface of the substrate to a backside surface of the substrate, opposite the upper surface, having a conductive protective layer comprising Ni and/or Co formed at a bottom of the conductive via; and
forming a polymer insulating layer on the backside surface that is separate from the substrate and in contact with the conductive protective layer.
2. A method according to claim 1 wherein forming a conductive via further comprises:
forming a recess in the substrate, the recess having an opening on the upper surface of the substrate;
forming the conductive protective layer at the bottom of the recess;
depositing a conductive material on the conductive protective layer in the recess; and
processing the backside of the substrate to provide a protruding portion of the conductive material and the conductive protective layer protruding from the backside surface.
3. A method according to claim 2 further comprising:
forming a groove in an upper surface of the conductive material having an opening facing away from the substrate and configured to extend into the via to beneath the upper surface of the substrate.
4. A method according to claim 3 further comprising:
forming solder in the groove; and
electrically connecting the solder to another TSV structure above the conductive via.
5. A method according to claim 2 further comprising:
forming solder on a planar upper surface of the conductive material; and
electrically connecting the solder to another TSV structure above the conductive via.
6. A method according to claim 1 wherein the polymer insulating layer has a viscosity comprising about 290 cP, a resistivity of about 1010 ohm-cm, and a modulus of about 1 GPa to about 3 GPa.
7. A method of forming a Through-Silicon-Via (TSV) comprising:
forming a recess in a substrate having an opening on an upper surface of the substrate;
forming a conductive protective layer at a bottom of the recess;
depositing a conductive material on the conductive protective layer in the recess;
processing a backside surface of the substrate, opposite the upper surface, to provide a protruding portion of the conductive material and the conductive protective layer protruding from the backside surface; and
coating the protruding portion and the substrate with a polymer insulating layer to a thickness of about 1 to about 2 micrometers at a first location spaced apart from where the protruding portion protrudes from the backside surface and a thickness of about 8 micrometers at a second location at the protruding portion measured relative to the backside surface.
8. A method according to claim 7 wherein the conductive protective layer comprises Ni and/or Co.
9. A method of forming a Through-Silicon-Via (TSV) comprising:
forming a recess in a substrate having an opening on an upper surface of the substrate;
forming an insulator layer, a diffusion barrier layer, and a conductive protective layer comprising Ni and/or Co, at a bottom of the recess and on the upper surface;
forming a photo-resist pattern including an opening on the upper surface exposing the recess;
depositing a conductive material in the recess through the opening;
processing the upper surface to remove the photo-resist pattern and portions of the conductive protective layer and the diffusion barrier layer beneath the photo-resist pattern;
processing a backside surface of the substrate, opposite the upper surface, to provide a protruding portion of the conductive material and the conductive protective layer protruding from the backside surface;
coating the protruding portion with a polymer insulating layer that is separate from the substrate; and
removing a portion of the polymer insulating layer to expose the protruding portion.
10. A method according to claim 9 wherein processing further comprises:
processing the backside surface using grinding or chemical-mechanical-polishing (CMP) to reduce a thickness of the substrate to provide a reduced backside surface and to avoid exposing the conductive protective layer; and then
dry-etching the reduced backside surface to further thin the substrate and to expose the conductive protective layer.
11. A method of forming a Through-Silicon-Via (TSV) comprising:
forming a recess in a substrate having an opening on an upper surface of the substrate;
forming an insulator layer, a conductive protective layer comprising Ni and/or Co, and a diffusion barrier layer at a bottom of the recess and on the upper surface;
forming a photo-resist pattern including an opening on the upper surface exposing a central portion of the bottom of the recess and covering an outer portion of the bottom of the recess;
processing the upper surface to remove a portion of the barrier layer in the opening to expose an underlying portion of the conductive protective layer;
depositing a conductive material in the recess through the opening;
processing a backside surface of the substrate, opposite the upper surface, to provide a protruding portion of the conductive material and the conductive protective layer protruding from the backside surface;
coating the protruding portion with a polymer insulating layer that is separate from the substrate; and
removing a portion of the polymer insulating layer to expose the protruding portion
12. A method according to claim 11 wherein processing further comprises:
processing the backside surface using grinding or chemical-mechanical-polishing (CMP) to reduce a thickness of the substrate to provide a reduced backside surface and to avoid exposing the conductive protective layer; and then
dry-etching the reduced backside surface to further thin the substrate and to expose the conductive protective layer.
13. A method of forming a Through-Silicon-Via (TSV) comprising:
forming a recess in a substrate having an opening on an upper surface of the substrate;
forming an insulator layer, a diffusion barrier layer, and a conductive protective layer comprising Ni and/or Co, at a bottom of the recess and on the upper surface;
forming a photo-resist pattern in the recess and outside the recess so that a portion of the insulator layer, the diffusion barrier layer, and the conductive protective layer outside the recess is exposed;
etching the portion of the insulator layer, the diffusion barrier layer, and the conductive protective layer outside the recess to remove the portion;
removing the photo-resist pattern;
depositing a conductive material in the recess;
processing a backside surface of the substrate, opposite the upper surface, to provide a protruding portion of the conductive material and the conductive protective layer protruding from the backside surface;
coating the protruding portion with a polymer insulating layer that is separate from the substrate; and
removing a portion of the polymer insulating layer to expose the protruding portion.
14. A method according to claim 9 wherein processing further comprises:
processing the backside surface using grinding or chemical-mechanical-polishing (CMP) to reduce a thickness of the substrate to provide a reduced backside surface and to avoid exposing the conductive protective layer; and then
dry-etching the reduced backside surface to further thin the substrate and to expose the conductive protective layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/163,284 US20110318917A1 (en) | 2008-08-18 | 2011-06-17 | Methods of forming through-silicon via structures including conductive protective layers |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020080080494A KR20100021856A (en) | 2008-08-18 | 2008-08-18 | Method of forming semiconductor device having tsv and related device |
KR10-2008-0080494 | 2008-08-18 | ||
US12/408,369 US8026592B2 (en) | 2008-08-18 | 2009-03-20 | Through-silicon via structures including conductive protective layers |
US13/163,284 US20110318917A1 (en) | 2008-08-18 | 2011-06-17 | Methods of forming through-silicon via structures including conductive protective layers |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/408,369 Division US8026592B2 (en) | 2008-08-18 | 2009-03-20 | Through-silicon via structures including conductive protective layers |
Publications (1)
Publication Number | Publication Date |
---|---|
US20110318917A1 true US20110318917A1 (en) | 2011-12-29 |
Family
ID=41680752
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/408,369 Active 2029-08-01 US8026592B2 (en) | 2008-08-18 | 2009-03-20 | Through-silicon via structures including conductive protective layers |
US13/163,284 Abandoned US20110318917A1 (en) | 2008-08-18 | 2011-06-17 | Methods of forming through-silicon via structures including conductive protective layers |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/408,369 Active 2029-08-01 US8026592B2 (en) | 2008-08-18 | 2009-03-20 | Through-silicon via structures including conductive protective layers |
Country Status (4)
Country | Link |
---|---|
US (2) | US8026592B2 (en) |
JP (1) | JP2010045371A (en) |
KR (1) | KR20100021856A (en) |
TW (1) | TW201017850A (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100140805A1 (en) * | 2008-12-10 | 2010-06-10 | Hung-Pin Chang | Bump Structure for Stacked Dies |
US20100171197A1 (en) * | 2009-01-05 | 2010-07-08 | Hung-Pin Chang | Isolation Structure for Stacked Dies |
US20110156268A1 (en) * | 2009-12-29 | 2011-06-30 | Bin-Hong Cheng | Semiconductor Process, Semiconductor Element and Package Having Semiconductor Element |
US20110241217A1 (en) * | 2010-03-30 | 2011-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-Layer Interconnect Structure for Stacked Dies |
CN102569251A (en) * | 2012-02-22 | 2012-07-11 | 江苏物联网研究发展中心 | Intermetallic compound filled vertical through-hole interconnecting structure for three-dimensional package and preparation method thereof |
US8791549B2 (en) | 2009-09-22 | 2014-07-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer backside interconnect structure connected to TSVs |
US8900994B2 (en) | 2011-06-09 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for producing a protective structure |
US20150048496A1 (en) * | 2013-08-13 | 2015-02-19 | Macrotech Technology Inc. | Fabrication process and structure to form bumps aligned on tsv on chip backside |
TWI722415B (en) * | 2018-12-06 | 2021-03-21 | 南亞科技股份有限公司 | Method of forming fine interconnection for a semiconductor device |
Families Citing this family (67)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7863187B2 (en) | 2005-09-01 | 2011-01-04 | Micron Technology, Inc. | Microfeature workpieces and methods for forming interconnects in microfeature workpieces |
US8501587B2 (en) * | 2009-01-13 | 2013-08-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked integrated chips and methods of fabrication thereof |
EP2378548A1 (en) | 2010-04-19 | 2011-10-19 | Nanda Technologies GmbH | Methods of processing and inspecting semiconductor substrates |
JP5209075B2 (en) * | 2010-05-21 | 2013-06-12 | 有限会社 ナプラ | Electronic device and manufacturing method thereof |
US20110291263A1 (en) * | 2010-05-28 | 2011-12-01 | Texas Instruments Incorporated | Ic having dielectric polymeric coated protruding features having wet etched exposed tips |
KR20130075765A (en) * | 2010-06-15 | 2013-07-05 | 도쿄엘렉트론가부시키가이샤 | Process for production of semiconductor device, and semiconductor device |
US8507909B2 (en) | 2010-06-18 | 2013-08-13 | Industrial Technology Research Institute | Measuring apparatus that includes a chip with a through silicon via, a heater having plural switches, and a stress sensor |
TW201200853A (en) | 2010-06-18 | 2012-01-01 | Ind Tech Res Inst | Measuring apparatus |
US9831164B2 (en) * | 2010-06-28 | 2017-11-28 | Samsung Electronics Co., Ltd. | Semiconductor device and method of fabricating the same |
US8405222B2 (en) | 2010-06-28 | 2013-03-26 | Globalfoundries Singapore Pte. Ltd. | Integrated circuit system with via and method of manufacture thereof |
US8896136B2 (en) | 2010-06-30 | 2014-11-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Alignment mark and method of formation |
US8492878B2 (en) | 2010-07-21 | 2013-07-23 | International Business Machines Corporation | Metal-contamination-free through-substrate via structure |
US8846451B2 (en) * | 2010-07-30 | 2014-09-30 | Applied Materials, Inc. | Methods for depositing metal in high aspect ratio features |
JP5419167B2 (en) * | 2010-08-10 | 2014-02-19 | 国立大学法人東北大学 | Semiconductor device manufacturing method and semiconductor device |
TWI500132B (en) * | 2010-11-23 | 2015-09-11 | Xintec Inc | Fabrication method of semiconductor device, through substrate via process and structure thereof |
KR101697573B1 (en) * | 2010-11-29 | 2017-01-19 | 삼성전자 주식회사 | Semiconductor device, fabricating method thereof, and semiconductor package comprising the semiconductor device |
KR101801137B1 (en) | 2011-02-21 | 2017-11-24 | 삼성전자주식회사 | Semiconductor Devices and Methods of Fabricating the Same |
JP2012195383A (en) * | 2011-03-15 | 2012-10-11 | Ulvac Japan Ltd | Method of forming barrier film and ic chip package |
US8487410B2 (en) | 2011-04-13 | 2013-07-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through-silicon vias for semicondcutor substrate and method of manufacture |
US8623763B2 (en) * | 2011-06-01 | 2014-01-07 | Texas Instruments Incorporated | Protective layer for protecting TSV tips during thermo-compressive bonding |
US20130015504A1 (en) * | 2011-07-11 | 2013-01-17 | Chien-Li Kuo | Tsv structure and method for forming the same |
US8691691B2 (en) * | 2011-07-29 | 2014-04-08 | International Business Machines Corporation | TSV pillar as an interconnecting structure |
TW201312799A (en) * | 2011-09-02 | 2013-03-16 | Syue-Min Li | Light emitting diode device |
CN103890940B (en) * | 2011-10-28 | 2017-03-01 | 英特尔公司 | 3D interconnection structure including the through silicon via of the minuteness space back side metal redistribution lines being used in combination the manufacture of dual damascene-type scheme |
US8809191B2 (en) | 2011-12-13 | 2014-08-19 | Stats Chippac, Ltd. | Semiconductor device and method of forming UBM structure on back surface of TSV semiconductor wafer |
US8742591B2 (en) | 2011-12-21 | 2014-06-03 | Stats Chippac, Ltd. | Semiconductor device and method of forming insulating layer in notches around conductive TSV for stress relief |
KR101896517B1 (en) | 2012-02-13 | 2018-09-07 | 삼성전자주식회사 | Semicoductor devices having through vias and methods for fabricating the same |
KR101867961B1 (en) | 2012-02-13 | 2018-06-15 | 삼성전자주식회사 | Semicoductor devices having through vias and methods for fabricating the same |
KR101840846B1 (en) | 2012-02-15 | 2018-03-21 | 삼성전자주식회사 | Semicoductor devices having through vias and methods for fabricating the same |
KR101916225B1 (en) | 2012-04-09 | 2018-11-07 | 삼성전자 주식회사 | Semiconductor chip comprising TSV(Through Silicon Via), and method for fabricating the same chip |
JP5880283B2 (en) * | 2012-05-29 | 2016-03-08 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
US8772946B2 (en) * | 2012-06-08 | 2014-07-08 | Invensas Corporation | Reduced stress TSV and interposer structures |
US8940637B2 (en) | 2012-07-05 | 2015-01-27 | Globalfoundries Singapore Pte. Ltd. | Method for forming through silicon via with wafer backside protection |
US8963336B2 (en) | 2012-08-03 | 2015-02-24 | Samsung Electronics Co., Ltd. | Semiconductor packages, methods of manufacturing the same, and semiconductor package structures including the same |
KR101992352B1 (en) | 2012-09-25 | 2019-06-24 | 삼성전자주식회사 | Semicondctor devices |
US8912844B2 (en) | 2012-10-09 | 2014-12-16 | United Microelectronics Corp. | Semiconductor structure and method for reducing noise therein |
US9035457B2 (en) | 2012-11-29 | 2015-05-19 | United Microelectronics Corp. | Substrate with integrated passive devices and method of manufacturing the same |
US8716104B1 (en) | 2012-12-20 | 2014-05-06 | United Microelectronics Corp. | Method of fabricating isolation structure |
US9076655B2 (en) | 2013-01-16 | 2015-07-07 | Stats Chippac, Ltd. | Semiconductor device and method of forming through-silicon-via with sacrificial layer |
JP2014138118A (en) * | 2013-01-17 | 2014-07-28 | Tokyo Electron Ltd | Method for forming through via and method for manufacturing electronic product |
US9245790B2 (en) * | 2013-01-23 | 2016-01-26 | GlobalFoundries, Inc. | Integrated circuits and methods of forming the same with multiple embedded interconnect connection to same through-semiconductor via |
KR102031908B1 (en) * | 2013-02-06 | 2019-10-14 | 삼성전자주식회사 | Semiconductor device having TSV and method of forming the same |
US8884398B2 (en) | 2013-04-01 | 2014-11-11 | United Microelectronics Corp. | Anti-fuse structure and programming method thereof |
EP2802004B1 (en) * | 2013-05-08 | 2020-11-04 | ams AG | Method of structuring a device layer of a recessed semiconductor device and recessed semiconductor device comprising a structured device layer |
US9287173B2 (en) | 2013-05-23 | 2016-03-15 | United Microelectronics Corp. | Through silicon via and process thereof |
US9123730B2 (en) | 2013-07-11 | 2015-09-01 | United Microelectronics Corp. | Semiconductor device having through silicon trench shielding structure surrounding RF circuit |
US9024416B2 (en) | 2013-08-12 | 2015-05-05 | United Microelectronics Corp. | Semiconductor structure |
US8916471B1 (en) | 2013-08-26 | 2014-12-23 | United Microelectronics Corp. | Method for forming semiconductor structure having through silicon via for signal and shielding structure |
US9048223B2 (en) | 2013-09-03 | 2015-06-02 | United Microelectronics Corp. | Package structure having silicon through vias connected to ground potential |
US9117804B2 (en) | 2013-09-13 | 2015-08-25 | United Microelectronics Corporation | Interposer structure and manufacturing method thereof |
US9082781B2 (en) | 2013-10-03 | 2015-07-14 | International Business Machines Corporation | Semiconductor article having a zig-zag guard ring and method of forming the same |
US9343359B2 (en) | 2013-12-25 | 2016-05-17 | United Microelectronics Corp. | Integrated structure and method for fabricating the same |
US10340203B2 (en) | 2014-02-07 | 2019-07-02 | United Microelectronics Corp. | Semiconductor structure with through silicon via and method for fabricating and testing the same |
US20150262911A1 (en) * | 2014-03-14 | 2015-09-17 | International Business Machines Corporation | Tsv with end cap, method and 3d integrated circuit |
KR20150109213A (en) * | 2014-03-19 | 2015-10-01 | 에스케이하이닉스 주식회사 | Semiconductor device having through silicon via and the method for manufacturing of the same |
US10163705B2 (en) * | 2014-04-28 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Profile of through via protrusion in 3DIC interconnect |
JP2016039512A (en) * | 2014-08-08 | 2016-03-22 | キヤノン株式会社 | Device having electrode connected with through wiring and manufacturing method of the same |
US9633930B2 (en) * | 2014-11-26 | 2017-04-25 | Kookmin University Industry Academy Cooperation Foundation | Method of forming through-hole in silicon substrate, method of forming electrical connection element penetrating silicon substrate and semiconductor device manufactured thereby |
US9859159B2 (en) * | 2015-03-10 | 2018-01-02 | Unimicron Technology Corp. | Interconnection structure and manufacturing method thereof |
US9728506B2 (en) * | 2015-12-03 | 2017-08-08 | Globalfoundries Inc. | Strain engineering devices using partial depth films in through-substrate vias |
JP2018157110A (en) * | 2017-03-17 | 2018-10-04 | 東芝メモリ株式会社 | Semiconductor device and manufacturing method for the same |
JP6640780B2 (en) | 2017-03-22 | 2020-02-05 | キオクシア株式会社 | Semiconductor device manufacturing method and semiconductor device |
JP7202784B2 (en) * | 2018-04-27 | 2023-01-12 | 新光電気工業株式会社 | Wiring board, semiconductor device, and method for manufacturing wiring board |
US10734308B2 (en) * | 2018-11-20 | 2020-08-04 | Nanya Technology Corporation | Semiconductor device and method for manufacturing the same |
CN110299294A (en) * | 2019-07-31 | 2019-10-01 | 中国电子科技集团公司第五十八研究所 | A kind of integrated silicon-based fan-out package method and structure of three-dimensional systematic |
KR20210053537A (en) * | 2019-11-04 | 2021-05-12 | 삼성전자주식회사 | A semiconductor package |
KR20220102900A (en) | 2021-01-14 | 2022-07-21 | 삼성전자주식회사 | Semiconductor chip and semiconductor package comprising the same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5229647A (en) * | 1991-03-27 | 1993-07-20 | Micron Technology, Inc. | High density data storage using stacked wafers |
US20030173678A1 (en) * | 2002-03-18 | 2003-09-18 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US20050151228A1 (en) * | 2003-12-04 | 2005-07-14 | Kazumasa Tanida | Semiconductor chip and manufacturing method for the same, and semiconductor device |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3822768B2 (en) | 1999-12-03 | 2006-09-20 | 株式会社ルネサステクノロジ | IC card manufacturing method |
US6322903B1 (en) * | 1999-12-06 | 2001-11-27 | Tru-Si Technologies, Inc. | Package of integrated circuits and vertical integration |
JP2004228392A (en) | 2003-01-24 | 2004-08-12 | Seiko Epson Corp | Manufacturing method of semiconductor device and manufacturing method of semiconductor module |
TWI239629B (en) | 2003-03-17 | 2005-09-11 | Seiko Epson Corp | Method of manufacturing semiconductor device, semiconductor device, circuit substrate and electronic apparatus |
JP2004297019A (en) | 2003-03-28 | 2004-10-21 | Seiko Epson Corp | Semiconductor device, circuit board, and electronic apparatus |
TWI287273B (en) | 2006-01-25 | 2007-09-21 | Advanced Semiconductor Eng | Three dimensional package and method of making the same |
JP4795102B2 (en) | 2006-04-27 | 2011-10-19 | 株式会社フジクラ | Wiring board and manufacturing method thereof |
US20080237881A1 (en) * | 2007-03-30 | 2008-10-02 | Tony Dambrauskas | Recessed solder socket in a semiconductor substrate |
JP4534096B2 (en) | 2007-04-12 | 2010-09-01 | ローム株式会社 | Semiconductor chip, manufacturing method thereof, and semiconductor device |
-
2008
- 2008-08-18 KR KR1020080080494A patent/KR20100021856A/en not_active Application Discontinuation
-
2009
- 2009-03-20 US US12/408,369 patent/US8026592B2/en active Active
- 2009-08-11 TW TW098127021A patent/TW201017850A/en unknown
- 2009-08-17 JP JP2009188646A patent/JP2010045371A/en active Pending
-
2011
- 2011-06-17 US US13/163,284 patent/US20110318917A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5229647A (en) * | 1991-03-27 | 1993-07-20 | Micron Technology, Inc. | High density data storage using stacked wafers |
US20030173678A1 (en) * | 2002-03-18 | 2003-09-18 | Fujitsu Limited | Semiconductor device and method for fabricating the same |
US20050151228A1 (en) * | 2003-12-04 | 2005-07-14 | Kazumasa Tanida | Semiconductor chip and manufacturing method for the same, and semiconductor device |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8513119B2 (en) | 2008-12-10 | 2013-08-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming bump structure having tapered sidewalls for stacked dies |
US20100140805A1 (en) * | 2008-12-10 | 2010-06-10 | Hung-Pin Chang | Bump Structure for Stacked Dies |
US9312225B2 (en) | 2008-12-10 | 2016-04-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structure for stacked dies |
US20100171197A1 (en) * | 2009-01-05 | 2010-07-08 | Hung-Pin Chang | Isolation Structure for Stacked Dies |
US10163756B2 (en) | 2009-01-05 | 2018-12-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Isolation structure for stacked dies |
US9978708B2 (en) | 2009-09-22 | 2018-05-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer backside interconnect structure connected to TSVs |
US8791549B2 (en) | 2009-09-22 | 2014-07-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer backside interconnect structure connected to TSVs |
US9716074B2 (en) | 2009-09-22 | 2017-07-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer backside interconnect structure connected to TSVs |
US9449875B2 (en) | 2009-09-22 | 2016-09-20 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer backside interconnect structure connected to TSVs |
US20110156268A1 (en) * | 2009-12-29 | 2011-06-30 | Bin-Hong Cheng | Semiconductor Process, Semiconductor Element and Package Having Semiconductor Element |
US8466059B2 (en) * | 2010-03-30 | 2013-06-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-layer interconnect structure for stacked dies |
US8841773B2 (en) | 2010-03-30 | 2014-09-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-layer interconnect structure for stacked dies |
US20110241217A1 (en) * | 2010-03-30 | 2011-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-Layer Interconnect Structure for Stacked Dies |
US8952506B2 (en) | 2011-06-09 | 2015-02-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via structure |
US9299676B2 (en) | 2011-06-09 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via structure |
US9633900B2 (en) | 2011-06-09 | 2017-04-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for through silicon via structure |
US8900994B2 (en) | 2011-06-09 | 2014-12-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for producing a protective structure |
US9997497B2 (en) | 2011-06-09 | 2018-06-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Through silicon via structure |
CN102569251A (en) * | 2012-02-22 | 2012-07-11 | 江苏物联网研究发展中心 | Intermetallic compound filled vertical through-hole interconnecting structure for three-dimensional package and preparation method thereof |
US20150048496A1 (en) * | 2013-08-13 | 2015-02-19 | Macrotech Technology Inc. | Fabrication process and structure to form bumps aligned on tsv on chip backside |
TWI722415B (en) * | 2018-12-06 | 2021-03-21 | 南亞科技股份有限公司 | Method of forming fine interconnection for a semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
TW201017850A (en) | 2010-05-01 |
US8026592B2 (en) | 2011-09-27 |
US20100038800A1 (en) | 2010-02-18 |
JP2010045371A (en) | 2010-02-25 |
KR20100021856A (en) | 2010-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8026592B2 (en) | Through-silicon via structures including conductive protective layers | |
US9978708B2 (en) | Wafer backside interconnect structure connected to TSVs | |
US10679952B2 (en) | Semiconductor device having an encapsulated front side and interposer and manufacturing method thereof | |
CN101752270B (en) | Method of forming stacked IC semiconductor crystal grain | |
US9059167B2 (en) | Structure and method for making crack stop for 3D integrated circuits | |
US8367472B2 (en) | Method of fabricating a 3-D device | |
US8592988B2 (en) | Semiconductor device | |
TWI479601B (en) | Method for forming a conductive viathrough a semiconductor device structure,method for fabricating a semiconductor device structure,semiconductor device structure,and electronic device | |
US8183673B2 (en) | Through-silicon via structures providing reduced solder spreading and methods of fabricating the same | |
US8362621B2 (en) | Microelectronic devices including multiple through-silicon via structures on a conductive pad and methods of fabricating the same | |
TWI411084B (en) | Semiconductor device and method for manufacturing the same | |
US20130049225A1 (en) | Stacked integrated circuit packages that include monolithic conductive vias | |
WO2011114774A1 (en) | Substrate having integrated semiconductor element, and manufacturing method for same | |
US20070032059A1 (en) | Method of manufacturing a semiconductor structure having a wafer through-contact and a corresponding semiconductor structure | |
US11088076B2 (en) | Bonding pads embedded in a dielectric diffusion barrier and having recessed metallic liners | |
US11217560B2 (en) | Die assembly and method of manufacturing the same | |
US11728255B2 (en) | Interposer and semiconductor package including same | |
US20220068820A1 (en) | Front end of line interconnect structures and associated systems and methods | |
CN112490187B (en) | Semiconductor interconnection structure and preparation method thereof | |
US20220068819A1 (en) | Front end of line interconnect structures and associated systems and methods | |
US20240030187A1 (en) | Semiconductor package and method of manufacturing semiconductor package | |
CN116137257A (en) | Semiconductor package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |