US20120001331A1 - Semiconductor device and method for manufacturing same - Google Patents
Semiconductor device and method for manufacturing same Download PDFInfo
- Publication number
- US20120001331A1 US20120001331A1 US13/051,652 US201113051652A US2012001331A1 US 20120001331 A1 US20120001331 A1 US 20120001331A1 US 201113051652 A US201113051652 A US 201113051652A US 2012001331 A1 US2012001331 A1 US 2012001331A1
- Authority
- US
- United States
- Prior art keywords
- interconnect
- contact
- region
- resist pattern
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76816—Aspects relating to the layout of the pattern or to the size of vias or trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/10—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the top-view layout
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- Embodiments described herein relate generally to a semiconductor device and a method for manufacturing the same.
- NAND flash memory which is a large-capacity and low-cost nonvolatile semiconductor memory device has been used as storage memory such as memory cards and semiconductor disks, e.g., SSDs (Solid State Disks); and applications and markets are growing.
- storage memory such as memory cards and semiconductor disks, e.g., SSDs (Solid State Disks); and applications and markets are growing.
- SSDs Solid State Disks
- CMOS complementary metal-oxide-semiconductor
- CMOS complementary metal-oxide-semiconductor
- CMOS complementary metal-oxide-semiconductor
- CMOS complementary metal-oxide-semiconductor
- CMOS complementary metal-oxide-semiconductor
- interconnects are formed in the trenches by filling a conductive material into the trenches and planarizing the upper face using CMP (chemical mechanical polishing) and the like. In such a case, the interconnects are formed in the regions directly under the regions between the sidewalls; and the regions directly under the sidewalls are the regions between the interconnects.
- CMP chemical mechanical polishing
- FIG. 1 is a schematic plan view illustrating a semiconductor device according to a first embodiment
- FIG. 2 is a plan view illustrating an interconnect pattern of a page buffer of the semiconductor device according to the first embodiment
- FIG. 3 is a process plan view illustrating a method for manufacturing the semiconductor device according to the first embodiment
- FIGS. 4A to 4D are cross-sectional views of processes, illustrating the method for manufacturing the semiconductor device according to the first embodiment
- FIGS. 5A to 5D are cross-sectional views of processes, illustrating the method for manufacturing the semiconductor device according to the first embodiment
- FIG. 6 is a plan view illustrating an interconnect pattern of a page buffer of a semiconductor device according to a variation of the first embodiment
- FIG. 7 is a plan view illustrating an interconnect pattern of a page buffer of a semiconductor device according to a second embodiment
- FIG. 8 is a process plan view illustrating a method for manufacturing the semiconductor device according to the second embodiment
- FIG. 9 is a plan view illustrating an interconnect pattern of a page buffer of a semiconductor device according to a variation of the second embodiment
- FIG. 10 is a plan view illustrating an interconnect pattern of a page buffer of a semiconductor device according to a third embodiment
- FIG. 11 is a process plan view illustrating a method for manufacturing the semiconductor device according to the third embodiment.
- FIG. 12 is a process plan view illustrating the method for manufacturing the semiconductor device according to the third embodiment.
- FIG. 13 is a plan view illustrating an interconnect pattern of a page buffer of a semiconductor device according to a variation of the third embodiment
- FIG. 14 is a process plan views illustrating a method for manufacturing the semiconductor device according to the variation of the third embodiment.
- FIG. 15 is a process plan views illustrating the method for manufacturing the semiconductor device according to the variation of the third embodiment.
- a semiconductor device in general, includes a plurality of first interconnects, a second interconnect, a third interconnect, and a plurality of conductive members.
- the plurality of first interconnects are arranged periodically to extend in one direction.
- the second interconnect is disposed outside a group of the plurality of first interconnects to extend in the one direction.
- the third interconnect is provided between the group and the second interconnect.
- the plurality of conductive members are disposed on a side opposite to the group as viewed from the second interconnect.
- a shortest distance between the first interconnect and the third interconnect, a shortest distance between the third interconnect and the second interconnect, and a shortest distance between the first interconnects are equal.
- a shortest distance between the second interconnect and the conductive member is longer than the shortest distance between the first interconnects.
- a method for manufacturing a semiconductor device.
- the method can include forming a first insulating film on a semiconductor substrate. A first region and a second region are set alternately in the semiconductor substrate along a first direction.
- the method can include forming a second insulating film on the first insulating film.
- the method can include forming a third insulating film on the second insulating film.
- the method can include forming a first resist pattern on the third insulating film.
- the first resist pattern includes a plurality of line patterns arranged periodically along the first direction in the second region to extend in a second direction orthogonal to the first direction.
- the method can include dividing the third insulating film into a plurality of line portions by etching method using the first resist pattern as a mask.
- the method can include reducing a width of the line portion.
- the method can include forming a sidewall on a side face of the line portion.
- the method can include removing the line portion.
- the method can include forming a second resist pattern in a region of the first region separated from the sidewall. An opening is provided in an interior of the second resist pattern.
- the method can include making a trench in a region of the second insulating film between the sidewalls and in a region of the second insulating film between the sidewall and the second resist pattern, and making a recess in a region of the second insulating film directly under the opening, by etching method using the sidewall and the second resist pattern as a mask.
- the method can include forming an interconnect in an interior of the trench and a conductive film in an interior of the recess by filling a conductive material into the interior of the trench and the interior of the recess.
- a shortest distance from the opening to an outer edge of the second resist pattern on the second region side is longer than a width of the sidewall.
- FIG. 1 is a schematic plan view illustrating a semiconductor device according to this embodiment.
- FIG. 2 is a plan view illustrating an interconnect pattern of a page buffer of the semiconductor device according to this embodiment.
- the semiconductor device 1 is a NAND flash memory.
- a semiconductor substrate 10 made of, for example, silicon is provided in the semiconductor device 1 ; and a multilayered interconnect film 20 is provided on the semiconductor substrate 10 .
- two mutually orthogonal directions parallel to the upper face of the semiconductor substrate 10 are taken as a “row direction” and a “column direction.”
- a memory cell array 11 is formed in the upper face of the semiconductor substrate 10 and thereabove; and row decoders 12 are formed on both row-direction sides of the memory cell array 11 .
- a switching region 13 , a page buffer 14 , and a peripheral circuit 15 are disposed in this order in one column direction as viewed from the memory cell array 11 .
- a cell well 16 is formed in the upper layer portion of the semiconductor substrate 10 in the memory cell array 11 .
- a memory cell region 21 and a shunt region 22 are arranged alternately along the row direction in the memory cell array 11 .
- multiple element-separating insulators (not illustrated) are formed mutually parallel with a constant period in the upper layer portion of the cell well 16 of the semiconductor substrate 10 to extend in the column direction; and portions of the cell well 16 between the element-separating insulators form active areas (not illustrated).
- Multiple bit lines (not illustrated) are provided in an interconnect layer of the lowermost layer of the multilayered interconnect film 20 . The bit lines are disposed in the regions directly on the active areas.
- a conductive film (not illustrated) having a band configuration extending in the column direction is provided in the interconnect layer of the lowermost layer of the multilayered interconnect film 20 ;
- a power source interconnect (not illustrated) is provided in an interconnect layer which is a layer higher than the interconnect layer of the lowermost layer of the multilayered interconnect film 20 ;
- a contact is provided between the semiconductor substrate 10 and the conductive film; and
- a contact is provided also between the conductive film and the power source interconnect.
- the contacts of each layer are arranged in one series along the column direction.
- bit line region 23 and a shunt region 24 are disposed alternately along the row direction.
- Sense amplifier circuits (not illustrated) are formed in the upper face of the semiconductor substrate 10 of the page buffer 14 . Circuit elements such as MOSFETs (Metal-Oxide-Semiconductor Field-Effect Transistors) and the like are provided in the sense amplifier circuits.
- a bit line 31 (a first interconnect), an interconnect 32 (a second interconnect), an interconnect 33 (a third interconnect), and a conductive film 34 are provided in the interconnect layer of the lowermost layer of the multilayered interconnect film 20 .
- the bit line 31 , the interconnect 32 , the interconnect 33 , and the conductive film 34 are formed in the same interconnect layer.
- the multiple bit lines 31 (the first interconnects) arranged periodically along the row direction to extend in the column direction are provided in the bit line region 23 .
- the interconnect 32 (the second interconnect) extending in the column direction is provided outside a group of the multiple bit lines 31 arranged in each of the bit line regions 23 with a constant period, that is, at both row-direction end portions of each of the shunt regions 24 .
- the width of the interconnect 32 is different from the width of the bit line 31 and is, for example, greater than the width of the bit line 31 .
- the interconnect 33 (the third interconnect) is provided between the interconnect 32 and the group of the multiple bit lines 31 to extend in the column direction. The width of the interconnect 33 is greater than the width of the bit line 31 .
- the multiple conductive films 34 arranged in one series along the column direction are provided in regions of the shunt region 24 other than both row-direction end portions.
- the conductive films 34 are disposed on the side opposite to the group of the multiple bit lines 31 as viewed from the interconnect 32 and can be said to be interposed between the interconnects 32 .
- the configuration of each of the conductive films 34 as viewed from above is a rectangle having a length in the column direction slightly longer than the length in the row direction.
- a shortest distance d 1 between the interconnect 32 and the conductive film 34 is longer than a distance F between the bit lines 31 .
- the shortest distance between the bit line 31 and the interconnect 33 and the shortest distance between the interconnect 33 and the interconnect 32 are substantially equal to the distance between the bit lines 31 .
- a contact 35 is provided in the multilayered interconnect film 20 in the region directly under the conductive film 34 in the shunt region 24 .
- the upper end of the contact 35 is connected to the conductive film 34 ; and the lower end is connected to the circuit element of the sense amplifier circuit formed in the upper face of the semiconductor substrate 10 .
- a contact 36 is provided in the multilayered interconnect film 20 in region directly on the conductive film 34 .
- the contact 36 is provided in the region directly on the contact 35 ; the lower end of the contact 36 is connected to the conductive film 34 ; and the upper end of the contact 36 is connected to an upper layer interconnect, e.g., the power source interconnect (not illustrated), provided in the interconnect layer that is a higher layer.
- the upper layer interconnect is connected to the circuit element of the sense amplifier circuit, e.g., a source layer, a drain layer, etc., of a MOSFET, via the contact 36 , conductive film 34 , and the contact 35 .
- the number of the bit lines 31 provided in the bit line region 23 of the page buffer 14 may be less than the number of the bit lines provided in the memory cell region 21 of the memory cell array 11 . Therefore, there are cases where the length of the bit line region 23 in the row direction is shorter than the length of the memory cell region 21 . Also, there are cases where the length of the shunt region 24 in the row direction is different from the length of the shunt region 22 .
- the shunt region 24 of the page buffer 14 is a region to connect the upper layer interconnect to the circuit element of the sense amplifier circuit.
- the upper layer interconnect is the power source interconnect
- a power supply potential is applied to the power source interconnect and is applied to the circuit element via the contact 36 , the conductive film 34 , and the contact 35 . Because a potential is applied independently to each of the circuit elements, the conductive film 34 is separate for every contact 35 according to the applied potential and the position of the circuit element.
- the shunt region 22 of the memory cell array 11 is a region to connect the upper layer interconnect to the cell well 16 to apply, for example, a potential to the cell well 16 . Because the cell well 16 is formed over the entire memory cell array 11 , the multiple contacts provided in each of the shunt regions 22 are connected from the same power source interconnect to the same cell well 16 . Accordingly, it is favorable for the conductive film described above provided in the shunt region 22 to not be divided for every contact, to extend along the column direction, and to have a common connection with the contacts provided in one shunt region 22 to reduce the resistance value.
- Switching elements are provided in the switching region 13 to switch whether or not the bit lines provided in the memory cell region 21 of the memory cell array 11 are connected to the bit lines 31 provided in the bit line region 23 of the page buffer 14 .
- the switching elements are, for example, MOSFETs.
- the bit lines of the memory cell region 21 are connected to the bit lines 31 of the bit line region 23 via the switching elements.
- FIG. 3 is a process plan view illustrating the method for manufacturing the semiconductor device according to this embodiment.
- FIGS. 4A to 4D and FIGS. 5A to 5D are cross-sectional views of processes, illustrating the method for manufacturing the semiconductor device according to this embodiment; and FIG. 4A is a cross-sectional view along line A-A′ illustrated in FIG. 3 .
- the semiconductor substrate 10 is prepared.
- the semiconductor substrate 10 is, for example, one portion of a silicon wafer. Regions are set in the semiconductor substrate 10 to form the memory cell array 11 , the row decoders 12 , the switching region 13 , the page buffer 14 , and the peripheral circuit 15 .
- the memory cell region 21 and the shunt region 22 are arranged alternately along the row direction in the region where the memory cell array 11 is to be formed.
- the bit line region 23 and the shunt region 24 are disposed alternately along the row direction in the region where the page buffer 14 is to be formed.
- the cell well 16 is formed in the upper layer portion of the semiconductor substrate 10 in the region where the memory cell array 11 is to be formed. Then, multiple active areas (not illustrated) are formed to extend in the column direction by partitioning the upper layer portion of the cell well 16 by an element-separating insulator (not illustrated).
- the sense amplifier circuits (not illustrated) are formed in the upper face of the semiconductor substrate 10 of the page buffer 14 .
- circuit elements such as transistors are formed on the semiconductor substrate 10 .
- an inter-layer insulating film 40 is formed to cover the circuit elements.
- a contact hole is made in the inter-layer insulating film 40 ; and a metal material, e.g., tungsten, is filled into the contact hole to form the contact 35 .
- the contact 35 is formed in substantially the row-direction center of the shunt region 24 .
- an inter-layer insulating film 41 made of, for example, silicon oxide is formed on the inter-layer insulating film 40 and the contact 35 .
- an inter-layer insulating film 42 made of, for example, silicon nitride is formed on the inter-layer insulating film 41 .
- a resist film is formed on the entire surface of the inter-layer insulating film 42 and is patterned using photolithography.
- a resist pattern 43 is formed on the inter-layer insulating film 42 .
- multiple mutually-separated line patterns 45 are provided periodically to extend in the column direction in the bit line region 23 .
- the arrangement period of the line pattern 45 is, for example, the minimum realizable period using photolithography.
- the width of the line pattern 45 is taken to be 2 F; and the distance between the mutually adjacent line patterns 45 also is taken to be 2 F.
- One line pattern 46 is provided to extend in the column direction at each of both row-direction end portions of the shunt region 24 .
- two line patterns 46 are formed in the shunt region 24 such that the contact 35 is positioned between the two line patterns 46 as viewed from above.
- the width of the line pattern 46 is greater than the width ( 2 F) of the line pattern 45 .
- the width of the line pattern 46 is adjusted to relax the fineness of the pattern of the resist pattern 43 such that the line pattern 45 can be formed stably.
- the distance from the line pattern 46 to the line pattern 45 most proximal to the line pattern 46 is substantially equal to the distance ( 2 F) between the mutually adjacent line patterns 45 and accordingly is 2 F.
- the resist pattern 43 is not provided in the shunt region 24 except for both row-direction end portions of the shunt region 24 .
- the distance between the line patterns 46 in the shunt region 24 is greater than 2 F.
- the inter-layer insulating film 42 is selectively removed to be patterned into a mask pattern 47 having the same pattern as the resist pattern 43 .
- the inter-layer insulating film 42 is divided into multiple line portions 48 and 49 .
- the line portions 48 are positioned in the regions directly under the line patterns 45 ; and the line portion 49 is positioned in the region directly under the line pattern 46 . Accordingly, the width of the line portion 48 is 2 F; the distance between the line portions 48 is 2 F; and the shortest distance between the line portion 48 and the line portion 49 also is 2 F.
- the resist pattern 43 is removed.
- the width of the line portion 48 is substantially F.
- the distance between the mutually adjacent line portions 48 is substantially 3 F.
- the shortest distance between the line portion 48 and the line portion 49 also is substantially 3 F.
- a silicon film for example, is formed on the entire surface; and etch-back is performed by performing, for example, anisotropic etching. Thereby, the silicon film remains only on the side faces of the line portions 48 and 49 to form sidewalls 51 .
- the thickness of the sidewall 51 is taken to be F. Subsequently, the line portions 48 and 49 are removed.
- a resist pattern 52 is formed by forming a resist film on the entire surface and by patterning using photolithography.
- the resist pattern 52 is formed in a band-like portion 53 to extend in the column direction in the region of the shunt region 24 except for both row-direction end portions.
- Multiple openings 54 having rectangular configurations arranged in one series along the column direction are made in the band-like portion 53 .
- the configuration of the band-like portion 53 as viewed from above is a ladder-like configuration.
- the openings 54 are made such that the contacts 35 are disposed in the openings 54 as viewed from above.
- the shortest distance d 1 from the opening 54 to an outer edge 52 a of the resist pattern 52 on the bit line region 23 side is greater than the width F of the sidewall 51 .
- the resist pattern 52 may cover both column-direction end portions of the sidewall 51 at both column-direction end portions of the bit line region 23 .
- dry etching for example, is performed using the sidewall 51 and the resist pattern 52 as a mask.
- the portions of the inter-layer insulating film 41 other than the regions directly under the sidewall 51 and the resist pattern 52 are removed to make trenches 56 to 59 and a recess 60 .
- the trench 56 is made in the region directly under the region between the sidewalls 51 formed on the side face of the line portion 48 (referring to FIG. 4D ).
- the trench 57 is made in the region directly under the region between the sidewall 51 formed on the side face of the line portion 49 side of the line portion 48 most proximal to the line portion 49 and the sidewall 51 formed on the side face of the line portion 48 side of the line portion 49 (referring to FIG. 4D ).
- the trench 58 is made in the region directly under the region between the sidewalls 51 formed on both side faces of the line portion 49 .
- the trench 59 is made in the region directly under the region between the resist pattern 52 and the sidewall 51 formed on the side face of the resist pattern 52 side of the line portion 49 .
- the recess 60 is made in the region directly under the opening 54 of the resist pattern 52 .
- the upper face of the contact 35 is exposed at the bottom face of the recess 60 . Then, the sidewall 51 and the resist pattern 52 are removed.
- a metal material e.g., copper
- CMP is performed to remove the portion of the metal film formed on the upper face of the inter-layer insulating film 41 and leave the metal film in the trenches 56 to 59 and in the recess 60 .
- the metal material is filled into the trenches 56 to 59 and into the recess 60 .
- bit lines 31 are formed in the trenches 56 and in the trench 57 ; the interconnect 33 is formed in the trench 58 ; the interconnect 32 is formed in the trench 59 ; and the conductive film 34 is formed in the recess 60 .
- the conductive film 34 is connected to the contact 35 .
- an inter-layer insulating film 63 is formed on the inter-layer insulating film 41 .
- a contact hole is made in the inter-layer insulating film 63 in the region directly on the contact 35 ; and a metal material, e.g., aluminum, is filled into the contact hole to form the contact 36 .
- the contact 36 is connected to the conductive film 34 .
- an upper layer interconnect 64 is formed on the inter-layer insulating film 63 to connect to the contact 36 .
- the multilayered interconnect film 20 is formed by repeatedly forming the inter-layer insulating films, the contacts, and the interconnects as necessary.
- the semiconductor device 1 is manufactured.
- the bit line 31 can be formed with an arrangement period finer than the resolution limit of the exposure by using a sidewall method and a damascene process in combination.
- the resist pattern 43 including the multiple line patterns 45 which have a width and a spacing having a length ( 2 F) near the resolution limit of the exposure is formed; in the process illustrated in FIG. 4B , the resist pattern 43 is transferred onto the mask pattern 47 ; in the process illustrated in FIG. 4C , slimming of the line portions 48 of the mask pattern 47 is performed until the width is changed from 2 F to F; in the process illustrated in FIG.
- the sidewalls 51 are formed with a thickness of F on the side faces of the line portions 48 ; in the process illustrated in FIG. 5A , the line portions 48 are removed; in the process illustrated in FIG. 5B , the trenches 56 and 57 are made by etching method using the sidewalls 51 as a mask; and in the process illustrated in FIG. 5C , the metal material is filled into the trenches 56 and 57 to form the bit lines 31 . Thereby, the multiple bit lines 31 having a width and a spacing of F can be formed.
- the interconnect 32 and the conductive film 34 are formed by forming the resist pattern 52 separately from the resist pattern 43 such that the shortest distance d 1 from the opening 54 to the outer edge 52 a of the resist pattern 52 is greater than the width F of the sidewall 51 in the process illustrated in FIG. 5A ; etching method using the sidewall 51 and the resist pattern 52 as a mask to make the trench 59 between the sidewall 51 and the resist pattern 52 and to make the recess 60 in the region directly under the opening 54 in the process illustrated in FIG. 5B ; and filling the metal material into the trench 59 and into the recess 60 in the process illustrated in FIG. 5C .
- the shortest distance d 1 between the interconnect 32 and the conductive film 34 can be longer than the distance F between the bit lines 31 .
- the conductive film 34 can be sufficiently separated from the interconnect 32 adjacent thereto; and a potential higher than the potential applied to the bit line 31 can be applied to the conductive film 34 .
- the distance between the interconnect and the conductive film undesirably is determined by the thickness of the sidewall. Because the thickness of the sidewall cannot be different for each of the positions on the semiconductor substrate 10 , the distance between the conductive film 34 and the interconnect 32 undesirably is equal to the distance between the bit lines 31 . As a result, when reducing the distance between the bit lines 31 for higher integration of the semiconductor device, the distance between the conductive film 34 and the interconnect 32 is undesirably shorter and the potential applicable to the conductive film 34 is undesirably constrained.
- the fluctuation thereof can be absorbed by the interconnect 32 by setting the target value of the width of the interconnect 32 to be greater than the target value of the width of the bit line 31 .
- the width of the interconnect 32 fluctuates with respect to the target value thereof when the width and the formation position of the resist pattern 52 fluctuate, the interconnect 32 is not discontinuous as long as the target value of the width of the interconnect 32 is set to be greater than the fluctuation amount of the width and the formation position of the resist pattern 52 .
- the interconnect 32 is used as a dummy pattern to absorb the process fluctuation of the resist pattern 52 , it is sufficient to set the width of the interconnect 32 such that the pattern of the interconnect 32 does not collapse and affect the pattern of the adjacent bit line 31 and interconnect 33 . Thereby, even in the case where process fluctuation occurs, the operations of the semiconductor device 1 can be stabilized.
- the configuration of the interconnect 33 can be stabilized by using the interconnect 32 as a dummy pattern. As a result, the shielding effect can be improved and the operations of the semiconductor device 1 can be stabilized.
- FIG. 6 is a plan view illustrating the interconnect pattern of the page buffer of the semiconductor device according to this variation.
- the width of the interconnect 32 in the shunt region 24 of the page buffer 14 is finer than that of the semiconductor device 1 (referring to FIG. 2 ) according to the first embodiment described above and is, for example, finer than the width of the interconnect 33 .
- the distance d 1 between the conductive film 34 and the interconnect 32 can be even greater.
- the semiconductor device 1 a according to this variation can be manufactured by making the width of the resist pattern 52 wider than that of the first embodiment in the process illustrated in FIG. 5A . Otherwise, the configuration, method for manufacturing, and operational effects of this variation are similar to those of the first embodiment described above.
- the width of the pair of interconnects 32 provided in the same shunt region 24 may be different from each other.
- FIG. 7 is a plan view illustrating the interconnect pattern of the page buffer of the semiconductor device according to this embodiment.
- a conductive film is not provided in the shunt region 24 of the page buffer 14 ; and the contact 36 of the upper layer side is connected to the upper end of the contact 35 of the lower layer side by direct contact.
- a shortest distance d 2 from the interconnect 32 to a coupled body 37 of the contacts 35 and 36 used as the conductive member is greater than the distance F between the mutually adjacent bit lines 31 .
- the diffusion coefficient of the material of the contact 35 of the lower layer side in the material of the contact 36 of the upper layer side is less than the diffusion coefficient of the material of the bit line 31 and interconnects 32 and 33 in the material of the contact 36 .
- the contact 35 of the lower layer side is made of tungsten; the contact 36 of the upper layer side is made of aluminum; and the bit line 31 and the interconnects 32 and 33 are made of copper.
- FIG. 8 is a process plan view illustrating the method for manufacturing the semiconductor device according to this embodiment.
- a resist pattern 71 is formed instead of the resist pattern 52 (referring to FIG. 3 ) in the process illustrated in FIG. 5A described above.
- the resist pattern 71 is provided in the region of the shunt region 24 excluding both row-direction end portions to extend in a band configuration in the column direction.
- An opening is not provided in the resist pattern 71 ; and the resist pattern 71 covers the entire upper face of the contact 35 . Therefore, even in the case where the etching is performed in the process illustrated in FIG. 5B , the recess 60 is not made and the upper face of the contact 35 is not exposed. As a result, the conductive film 34 is not formed in the process illustrated in FIG. 5C .
- the distance between the resist pattern 71 and the line pattern 46 is the width of the interconnect 32 .
- the inter-layer insulating film 63 is formed on the inter-layer insulating film 41 .
- a contact hole is made in the inter-layer insulating film 63 in the region directly on the contact 35 to expose the upper face of the contact 35 .
- a metal material e.g., aluminum, is filled into the contact hole to form the contact 36 .
- the coupled body 37 of the contacts 35 and 36 is formed.
- the resist pattern 71 is formed such that the distance between the end portion of the resist pattern 71 and the contact 36 is the shortest distance d 2 .
- the resist pattern 71 is formed such that the distance between the end portion of the resist pattern 71 and the contact 35 is the shortest distance d 2 .
- a higher potential can be applied to the contacts 36 and 35 via the upper layer interconnect because the shortest distance d 2 from the interconnect 32 to the coupled body 37 of the contacts 35 and 36 is greater than the distance F between the mutually adjacent bit lines 31 .
- the conductive film 34 (referring to FIG. 2 ) is not provided, the semiconductor device can be downsized even further. Otherwise, the configuration, method for manufacturing, and operational effects of this embodiment are similar to those of the first embodiment described above.
- a barrier metal layer may be formed on the surface of the contact 36 to prevent the diffusion of the metal material used to form the contact 36 .
- the barrier metal layer may be formed of, for example, titanium (Ti) or titanium nitride (TiN).
- Ti titanium
- TiN titanium nitride
- a region not covered with the barrier metal layer may be formed at the side face of the conductive film 34 in the case where the side face of the conductive film 34 contacts the side face of the contact 36 because the barrier metal layer of the contact 36 does not easily extend around onto the side face of the conductive film 34 .
- the side face of the contact 36 directly contacts the side face of the conductive film 34 without the barrier metal layer interposed therebetween.
- the diffusion coefficient of copper in aluminum is relatively high, the copper diffuses into the aluminum to form voids in the conductive film 34 ; the copper reacts with the aluminum of the contact 36 to undesirably form high-resistance intermetallic compounds, e.g., AlCu; and the resistance between the conductive film 34 and the contact 36 undesirably increases.
- the conductive film 34 is formed sufficiently wide, the disposition position of the contact 36 does not extend outside the region directly on the conductive film 34 ; and the contact 36 and the conductive film 34 are prevented from directly contacting without the barrier metal layer interposed therebetween.
- downsizing of the semiconductor device is obstructed because the surface area of the conductive film 34 increases.
- the diffusion coefficient of the material of the contact 35 in the material of the contact 36 is relatively low by forming the contact 35 of tungsten and by forming the contact 36 of aluminum.
- intermetallic compounds do not easily occur and the resistance does not easily increase even in the case where the side face of the contact 35 directly contacts the side face of the contact 36 without the barrier metal interposed therebetween.
- the conductive film 34 having a width wider than those of the contacts 35 and 36 as viewed from above is not provided between the contact 35 and the contact 36 , the resistance between the contact 35 and the contact 36 is prevented from increasing; and the downsizing of the semiconductor device 1 can be realized.
- FIG. 9 is a plan view illustrating the interconnect pattern of the page buffer of the semiconductor device according to this variation.
- this variation is an example in which the width of the interconnect 32 is finer than that of the second embodiment as illustrated in FIG. 9 . Thereby, the distance d 2 can be increased.
- Such a semiconductor device 2 a can be manufactured by increasing the width of the resist pattern 71 of the second embodiment described above. Otherwise, the configuration, method for manufacturing, and operational effects of this variation are similar to those of the second embodiment described above.
- the width of the pair of interconnects 32 provided in the same shunt region 24 may be different from each other.
- FIG. 10 is a plan view illustrating the interconnect pattern of the page buffer of the semiconductor device according to this embodiment.
- the conductive film is not provided in the shunt region 24 of the page buffer 14 ; and the lower end of the contact 36 of the upper layer side is connected to the upper end of the contact 35 of the lower layer side by direct contact.
- the interconnect 33 (referring to FIG. 2 ) is not provided. Also, the width of the interconnect 32 is substantially equal to the width of the bit line 31 , e.g., F.
- multiple dummy interconnects 73 are provided at positions on each column-direction side of the coupled body 37 of the contact 35 and the contact 36 between a pair of the interconnects 32 disposed on two sides of the coupled body 37 respectively.
- the dummy interconnects 73 are not provided in a rectangular region 74 centered on the coupled body 37 .
- the dummy interconnects 73 are discontinuous in the region 74 .
- the dummy interconnects 73 are disposed alternately with the region 74 in the column direction.
- the width of the dummy interconnect 73 is substantially equal to the width of the bit line 31 , e.g., F.
- the distance between the mutually adjacent dummy interconnects 73 is substantially equal to the distance between the mutually adjacent bit lines 31 , e.g., F.
- the widths of all of the bit lines 31 , the interconnects 32 , and the dummy interconnects 73 and the distances therebetween are all F.
- the bit line 31 , the interconnect 32 , and the dummy interconnect 73 are arranged periodically along the row direction.
- a shortest distance d 3 from the interconnect 32 to the coupled body 37 of the contacts 35 and 36 used as the conductive member is greater than the distance F between the mutually adjacent bit lines 31 .
- the contact 35 is formed of tungsten; the contact 36 is formed of aluminum; and the bit line 31 , the interconnect 32 , and the dummy interconnect 73 are formed of copper.
- FIG. 11 and FIG. 12 are process plan views illustrating the method for manufacturing the semiconductor device according to this embodiment.
- a resist pattern 76 is formed instead of the resist pattern 43 (referring to FIG. 3 ) in the process illustrated in FIG. 4A described above.
- the resist pattern 76 multiple line patterns 77 are arranged periodically to extend in the column direction in both the bit line region 23 and the shunt region 24 .
- the width of the line pattern 77 is taken to be 2 F; and the distance between the mutually adjacent line patterns 77 also is taken to be 2 F.
- the mask pattern 47 is formed by patterning the inter-layer insulating film 42 using the resist pattern 76 as a mask; slimming of the mask pattern 47 is performed as illustrated in FIG.
- the sidewalls 51 are formed on the side faces of the line portions 48 of the mask pattern 47 as illustrated in FIG. 4D .
- the sidewall 51 having a width and a spacing of F is formed in both the bit line region 23 and the shunt region 24 .
- a resist pattern 78 (referring to FIG. 12 ) is formed instead of the resist pattern 52 (referring to FIG. 3 ).
- the resist pattern 78 is formed in the region that becomes the region 74 .
- the resist pattern 78 is formed to cover the entire upper face of the contact 35 .
- the inter-layer insulating film 41 is not etched and the trenches and the recess are not made in the region 74 when the etching in the process illustrated in FIG. 5B is performed because although the sidewall 51 is formed in the region 74 , the entire region 74 is covered with the resist pattern 78 . Therefore, the interconnects and the conductive film are not formed in the region 74 in the process illustrated in FIG. 5C .
- the dummy interconnects 73 are formed on both column-direction sides as viewed from the region 74 .
- the inter-layer insulating film 63 is formed on the inter-layer insulating film 41 in the process illustrated in FIG. 5D . Then, a contact hole is made in the inter-layer insulating film 63 in the region directly on the contact 35 to expose the upper face of the contact 35 . Then, the contact 36 is formed by filling a metal material, e.g., aluminum, into the contact hole. As a result, the coupled body 37 of the contacts 35 and 36 is formed.
- a metal material e.g., aluminum
- the resist pattern 78 is formed such that the distance between the end portion of the resist pattern 78 and the contact 36 is the shortest distance d 3 .
- the resist pattern 78 is formed such that the distance between the end portion of the resist pattern 78 and the contact 35 is the shortest distance d 3 .
- the resolution of the exposure when forming the resist pattern 76 can be improved because the periodically-arranged multiple line patterns 77 are provided not only in the bit line region 23 but also in a portion of the shunt region 24 .
- the configuration, method for manufacturing, and operational effects of this embodiment are similar to those of the second embodiment described above.
- the width of a portion 32 a of the interconnect 32 facing the region 74 fluctuates in the case where the dimension and the formation position of the resist pattern 78 fluctuate. In such a case, the portion 32 a becomes a protrusion of the interconnect 32 protruding toward the region 74 or a recess of the portion 32 a receding from the region 74 .
- FIG. 13 is a plan view illustrating the interconnect pattern of the page buffer of the semiconductor device according to this variation.
- a conductive film 81 is provided in addition to the configuration of the semiconductor device 3 (referring to FIG. 10 ) according to the third embodiment described above.
- the configuration of the conductive film 81 as viewed from above is a rectangular configuration having the longitudinal direction in the column direction.
- the conductive film 81 is disposed on both row-direction sides as viewed from the region 74 to protrude slightly from the region 74 at both column-direction sides.
- the conductive film 81 is connected from the bit line 31 of the multiple bit lines 31 provided in the bit line region 23 disposed most toward the dummy interconnect 73 side to the dummy interconnect 73 of the multiple dummy interconnects 73 provided in the shunt region 24 disposed most toward the bit line 31 side.
- the bit line 31 disposed most toward the dummy interconnect 73 side, the conductive film 81 , and the dummy interconnect 73 disposed most toward the bit line 31 side are integrally formed; and there is no boundary therebetween.
- the interconnect 32 is not provided in the region where the conductive film 81 is disposed. Further, the interconnect 32 does not contact the conductive film 81 . Accordingly, the conductive film 81 is interposed in the layout region of the interconnect 32 to divide the interconnect 32 .
- FIG. 14 and FIG. 15 are process plan views illustrating the method for manufacturing the semiconductor device according to this variation.
- a resist pattern 83 is formed instead of the resist pattern 76 (referring to FIG. 11 ) in the process illustrated in FIG. 4A .
- a pair of line patterns 84 are provided in regions on both row-direction sides as viewed from the region 74 to contact the region 74 and protrude slightly from the region 74 at both column-direction sides.
- the configuration of the line pattern 84 as viewed from above is a rectangular configuration extending in the column direction with a width of 2 F.
- the line pattern 84 is disposed to fill between the mutually adjacent line patterns 77 .
- the line pattern 84 and the line patterns 77 adjacent to the line pattern 84 are integrally formed; and there is no boundary therebetween. Subsequently, although the sidewalls 51 are formed by performing the processes illustrated in FIGS. 4B to 4D , the sidewalls 51 are not formed on the end edges of the line patterns 77 contacting the line pattern 84 .
- the resist pattern 78 is formed instead of the resist pattern 52 (referring to FIG. 3 ) in the process illustrated in FIG. 5A .
- the resist pattern 78 is formed in the portion corresponding to the region 74 .
- the resist pattern 78 is formed to cover the entire upper face of the contact 35 .
- the inter-layer insulating film 41 is not etched and the trenches and the recess are not made in the region 74 when the etching in the process illustrated in FIG. 5B is performed because although the sidewall 51 is formed in the region 74 , the entire region 74 is covered with the resist pattern 78 . Therefore, the interconnects and the conductive film are not formed in the region 74 in the process illustrated in FIG.
- the dummy interconnects 73 are formed on both column-direction sides as viewed from the region 74 .
- a recess 85 is made in the region where the line pattern 84 (referring to FIG. 14 ) was formed and in the region of the line pattern 77 on both sides thereof in the process illustrated in FIG. 4A .
- the conductive film 81 is formed in the recess 85 by performing the process of FIG. 5C .
- the bit line 31 disposed most toward the dummy interconnect 73 side, the conductive film 81 , and the dummy interconnect 73 disposed most toward the bit line 31 side are integrally formed.
- the interconnect 32 is divided in the column direction by the sidewall 51 formed on the column-direction side face of the line pattern 84 .
- the conductor made of the one bit line 31 , the one dummy interconnects 73 , and the one conductive film 81 can be used as one interconnect.
- the bit line 31 connected to the dummy interconnect 73 by the conductive film 81 is used as a dummy interconnect.
- Such an interconnect is wider than a normal bit line 31 by the amount connecting the one dummy interconnect 73 to the one conductive film 81 . Accordingly, the voltage drop is lower than that of a single bit line 31 not connected to the conductive film 81 . Therefore, a high shield voltage can be applied up to the end portion of the dummy interconnect; and the read-out operations and the like of the memory cells can be performed stably.
- the width of the conductive film 81 positioned on both row-direction sides as viewed from the coupled body 37 is about three times the width of the bit line 31 .
- the width of the coupled interconnect having the dummy interconnect 73 added to the conductive film 81 is about four times the width of the bit line 31 . Therefore, even in the case where the width and the formation position of the resist pattern 78 fluctuate, the fluctuation can be absorbed by the conductive film 81 and the dummy interconnect 73 . In other words, even in the case where the width and the formation position of the resist pattern 78 fluctuate, the width of the coupled interconnect of the combination of the conductive film 81 and the dummy interconnect 73 changes but is not discontinuous. Thereby, the operations of the semiconductor device 1 can be stabilized even in the case where process fluctuation occurs. Otherwise, the configuration, method for manufacturing, and operational effects of this variation are similar to those of the third embodiment described above.
- a semiconductor device and a method for manufacturing the same can be realized in which periodically-arranged multiple interconnects and conductive members are provided and a voltage higher than that applied to the interconnects can be applied to the conductive members.
Abstract
Description
- This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2010-151020, filed on Jul. 1, 2010; the entire contents of which are incorporated herein by reference.
- Embodiments described herein relate generally to a semiconductor device and a method for manufacturing the same.
- In recent years, NAND flash memory which is a large-capacity and low-cost nonvolatile semiconductor memory device has been used as storage memory such as memory cards and semiconductor disks, e.g., SSDs (Solid State Disks); and applications and markets are growing. There is a need for even larger capacities and lower costs of storage memory; and downscaling of the patterning dimensions of NAND flash memory has progressed to realize larger capacities and lower costs.
- Known methods of forming an interconnect pattern having a line-and-space (L/S) configuration on a substrate include a damascene process in which a conductive material is filled into a trench made in an insulating film. Known methods of forming an L/S pattern having an ultra-fine arrangement period exceeding the resolution limit of the lithography include a so-called sidewall method. By combining the sidewall method and the damascene process, an interconnect pattern having an ultra-fine arrangement period can be formed. In other words, a pattern having an L/S configuration is formed on an insulating film using lithography; slimming of the pattern is performed;
- and sidewalls are formed on the side faces thereof. Thereby, sidewalls having an ultra-fine arrangement period exceeding the resolution limit of the lithography are formed. Then, etching is performed using the sidewalls as a mask to make trenches in the insulating film. Interconnects are formed in the trenches by filling a conductive material into the trenches and planarizing the upper face using CMP (chemical mechanical polishing) and the like. In such a case, the interconnects are formed in the regions directly under the regions between the sidewalls; and the regions directly under the sidewalls are the regions between the interconnects.
-
FIG. 1 is a schematic plan view illustrating a semiconductor device according to a first embodiment; -
FIG. 2 is a plan view illustrating an interconnect pattern of a page buffer of the semiconductor device according to the first embodiment; -
FIG. 3 is a process plan view illustrating a method for manufacturing the semiconductor device according to the first embodiment; -
FIGS. 4A to 4D are cross-sectional views of processes, illustrating the method for manufacturing the semiconductor device according to the first embodiment; -
FIGS. 5A to 5D are cross-sectional views of processes, illustrating the method for manufacturing the semiconductor device according to the first embodiment; -
FIG. 6 is a plan view illustrating an interconnect pattern of a page buffer of a semiconductor device according to a variation of the first embodiment; -
FIG. 7 is a plan view illustrating an interconnect pattern of a page buffer of a semiconductor device according to a second embodiment; -
FIG. 8 is a process plan view illustrating a method for manufacturing the semiconductor device according to the second embodiment; -
FIG. 9 is a plan view illustrating an interconnect pattern of a page buffer of a semiconductor device according to a variation of the second embodiment; -
FIG. 10 is a plan view illustrating an interconnect pattern of a page buffer of a semiconductor device according to a third embodiment; -
FIG. 11 is a process plan view illustrating a method for manufacturing the semiconductor device according to the third embodiment; -
FIG. 12 is a process plan view illustrating the method for manufacturing the semiconductor device according to the third embodiment; -
FIG. 13 is a plan view illustrating an interconnect pattern of a page buffer of a semiconductor device according to a variation of the third embodiment; -
FIG. 14 is a process plan views illustrating a method for manufacturing the semiconductor device according to the variation of the third embodiment; and -
FIG. 15 is a process plan views illustrating the method for manufacturing the semiconductor device according to the variation of the third embodiment. - In general, according to one embodiment, a semiconductor device includes a plurality of first interconnects, a second interconnect, a third interconnect, and a plurality of conductive members. The plurality of first interconnects are arranged periodically to extend in one direction. The second interconnect is disposed outside a group of the plurality of first interconnects to extend in the one direction. The third interconnect is provided between the group and the second interconnect. The plurality of conductive members are disposed on a side opposite to the group as viewed from the second interconnect. A shortest distance between the first interconnect and the third interconnect, a shortest distance between the third interconnect and the second interconnect, and a shortest distance between the first interconnects are equal. A shortest distance between the second interconnect and the conductive member is longer than the shortest distance between the first interconnects.
- According to another embodiment, a method is disclosed for manufacturing a semiconductor device. The method can include forming a first insulating film on a semiconductor substrate. A first region and a second region are set alternately in the semiconductor substrate along a first direction. The method can include forming a second insulating film on the first insulating film. The method can include forming a third insulating film on the second insulating film. The method can include forming a first resist pattern on the third insulating film. The first resist pattern includes a plurality of line patterns arranged periodically along the first direction in the second region to extend in a second direction orthogonal to the first direction. The method can include dividing the third insulating film into a plurality of line portions by etching method using the first resist pattern as a mask. The method can include reducing a width of the line portion. The method can include forming a sidewall on a side face of the line portion. The method can include removing the line portion. The method can include forming a second resist pattern in a region of the first region separated from the sidewall. An opening is provided in an interior of the second resist pattern. The method can include making a trench in a region of the second insulating film between the sidewalls and in a region of the second insulating film between the sidewall and the second resist pattern, and making a recess in a region of the second insulating film directly under the opening, by etching method using the sidewall and the second resist pattern as a mask. In addition, the method can include forming an interconnect in an interior of the trench and a conductive film in an interior of the recess by filling a conductive material into the interior of the trench and the interior of the recess. A shortest distance from the opening to an outer edge of the second resist pattern on the second region side is longer than a width of the sidewall.
- Embodiments of the invention will now be described with reference to the drawings.
- First, a first embodiment will be described.
-
FIG. 1 is a schematic plan view illustrating a semiconductor device according to this embodiment. -
FIG. 2 is a plan view illustrating an interconnect pattern of a page buffer of the semiconductor device according to this embodiment. - As illustrated in
FIG. 1 , thesemiconductor device 1 according to this embodiment is a NAND flash memory. Asemiconductor substrate 10 made of, for example, silicon is provided in thesemiconductor device 1; and amultilayered interconnect film 20 is provided on thesemiconductor substrate 10. Herein, two mutually orthogonal directions parallel to the upper face of thesemiconductor substrate 10 are taken as a “row direction” and a “column direction.” Amemory cell array 11 is formed in the upper face of thesemiconductor substrate 10 and thereabove; androw decoders 12 are formed on both row-direction sides of thememory cell array 11. A switchingregion 13, apage buffer 14, and aperipheral circuit 15 are disposed in this order in one column direction as viewed from thememory cell array 11. - A cell well 16 is formed in the upper layer portion of the
semiconductor substrate 10 in thememory cell array 11. Amemory cell region 21 and ashunt region 22 are arranged alternately along the row direction in thememory cell array 11. In thememory cell region 21, multiple element-separating insulators (not illustrated) are formed mutually parallel with a constant period in the upper layer portion of the cell well 16 of thesemiconductor substrate 10 to extend in the column direction; and portions of the cell well 16 between the element-separating insulators form active areas (not illustrated). Multiple bit lines (not illustrated) are provided in an interconnect layer of the lowermost layer of themultilayered interconnect film 20. The bit lines are disposed in the regions directly on the active areas. - In the
shunt region 22, a conductive film (not illustrated) having a band configuration extending in the column direction is provided in the interconnect layer of the lowermost layer of themultilayered interconnect film 20; a power source interconnect (not illustrated) is provided in an interconnect layer which is a layer higher than the interconnect layer of the lowermost layer of themultilayered interconnect film 20; a contact is provided between thesemiconductor substrate 10 and the conductive film; and a contact is provided also between the conductive film and the power source interconnect. The contacts of each layer are arranged in one series along the column direction. - In the
page buffer 14 as illustrated inFIG. 1 andFIG. 2 , abit line region 23 and ashunt region 24 are disposed alternately along the row direction. Sense amplifier circuits (not illustrated) are formed in the upper face of thesemiconductor substrate 10 of thepage buffer 14. Circuit elements such as MOSFETs (Metal-Oxide-Semiconductor Field-Effect Transistors) and the like are provided in the sense amplifier circuits. Further, a bit line 31 (a first interconnect), an interconnect 32 (a second interconnect), an interconnect 33 (a third interconnect), and aconductive film 34 are provided in the interconnect layer of the lowermost layer of themultilayered interconnect film 20. In other words, thebit line 31, theinterconnect 32, theinterconnect 33, and theconductive film 34 are formed in the same interconnect layer. - The multiple bit lines 31 (the first interconnects) arranged periodically along the row direction to extend in the column direction are provided in the
bit line region 23. The interconnect 32 (the second interconnect) extending in the column direction is provided outside a group of themultiple bit lines 31 arranged in each of thebit line regions 23 with a constant period, that is, at both row-direction end portions of each of theshunt regions 24. The width of theinterconnect 32 is different from the width of thebit line 31 and is, for example, greater than the width of thebit line 31. The interconnect 33 (the third interconnect) is provided between theinterconnect 32 and the group of themultiple bit lines 31 to extend in the column direction. The width of theinterconnect 33 is greater than the width of thebit line 31. - The multiple
conductive films 34 arranged in one series along the column direction are provided in regions of theshunt region 24 other than both row-direction end portions. In other words, theconductive films 34 are disposed on the side opposite to the group of themultiple bit lines 31 as viewed from theinterconnect 32 and can be said to be interposed between theinterconnects 32. The configuration of each of theconductive films 34 as viewed from above is a rectangle having a length in the column direction slightly longer than the length in the row direction. A shortest distance d1 between theinterconnect 32 and theconductive film 34 is longer than a distance F between the bit lines 31. The shortest distance between thebit line 31 and theinterconnect 33 and the shortest distance between theinterconnect 33 and theinterconnect 32 are substantially equal to the distance between the bit lines 31. - A
contact 35 is provided in themultilayered interconnect film 20 in the region directly under theconductive film 34 in theshunt region 24. The upper end of thecontact 35 is connected to theconductive film 34; and the lower end is connected to the circuit element of the sense amplifier circuit formed in the upper face of thesemiconductor substrate 10. Acontact 36 is provided in themultilayered interconnect film 20 in region directly on theconductive film 34. Thecontact 36 is provided in the region directly on thecontact 35; the lower end of thecontact 36 is connected to theconductive film 34; and the upper end of thecontact 36 is connected to an upper layer interconnect, e.g., the power source interconnect (not illustrated), provided in the interconnect layer that is a higher layer. Thereby, the upper layer interconnect is connected to the circuit element of the sense amplifier circuit, e.g., a source layer, a drain layer, etc., of a MOSFET, via thecontact 36,conductive film 34, and thecontact 35. - The number of the bit lines 31 provided in the
bit line region 23 of thepage buffer 14 may be less than the number of the bit lines provided in thememory cell region 21 of thememory cell array 11. Therefore, there are cases where the length of thebit line region 23 in the row direction is shorter than the length of thememory cell region 21. Also, there are cases where the length of theshunt region 24 in the row direction is different from the length of theshunt region 22. - The
shunt region 24 of thepage buffer 14 is a region to connect the upper layer interconnect to the circuit element of the sense amplifier circuit. For example, in the case where the upper layer interconnect is the power source interconnect, a power supply potential is applied to the power source interconnect and is applied to the circuit element via thecontact 36, theconductive film 34, and thecontact 35. Because a potential is applied independently to each of the circuit elements, theconductive film 34 is separate for everycontact 35 according to the applied potential and the position of the circuit element. - Conversely, the
shunt region 22 of thememory cell array 11 is a region to connect the upper layer interconnect to the cell well 16 to apply, for example, a potential to the cell well 16. Because the cell well 16 is formed over the entirememory cell array 11, the multiple contacts provided in each of theshunt regions 22 are connected from the same power source interconnect to the same cell well 16. Accordingly, it is favorable for the conductive film described above provided in theshunt region 22 to not be divided for every contact, to extend along the column direction, and to have a common connection with the contacts provided in oneshunt region 22 to reduce the resistance value. - Switching elements (not illustrated) are provided in the switching
region 13 to switch whether or not the bit lines provided in thememory cell region 21 of thememory cell array 11 are connected to the bit lines 31 provided in thebit line region 23 of thepage buffer 14. The switching elements are, for example, MOSFETs. The bit lines of thememory cell region 21 are connected to the bit lines 31 of thebit line region 23 via the switching elements. - A method for manufacturing the semiconductor device according to this embodiment will now be described.
-
FIG. 3 is a process plan view illustrating the method for manufacturing the semiconductor device according to this embodiment. -
FIGS. 4A to 4D andFIGS. 5A to 5D are cross-sectional views of processes, illustrating the method for manufacturing the semiconductor device according to this embodiment; andFIG. 4A is a cross-sectional view along line A-A′ illustrated inFIG. 3 . - First, as illustrated in
FIG. 1 , thesemiconductor substrate 10 is prepared. Thesemiconductor substrate 10 is, for example, one portion of a silicon wafer. Regions are set in thesemiconductor substrate 10 to form thememory cell array 11, therow decoders 12, the switchingregion 13, thepage buffer 14, and theperipheral circuit 15. Thememory cell region 21 and theshunt region 22 are arranged alternately along the row direction in the region where thememory cell array 11 is to be formed. Thebit line region 23 and theshunt region 24 are disposed alternately along the row direction in the region where thepage buffer 14 is to be formed. - Then, the cell well 16 is formed in the upper layer portion of the
semiconductor substrate 10 in the region where thememory cell array 11 is to be formed. Then, multiple active areas (not illustrated) are formed to extend in the column direction by partitioning the upper layer portion of the cell well 16 by an element-separating insulator (not illustrated). The sense amplifier circuits (not illustrated) are formed in the upper face of thesemiconductor substrate 10 of thepage buffer 14. - The description will now focus on the method for constructing the
page buffer 14. As illustrated inFIG. 3 andFIG. 4A , circuit elements (not illustrated) such as transistors are formed on thesemiconductor substrate 10. Then, an inter-layerinsulating film 40 is formed to cover the circuit elements. Continuing, a contact hole is made in theinter-layer insulating film 40; and a metal material, e.g., tungsten, is filled into the contact hole to form thecontact 35. Here, thecontact 35 is formed in substantially the row-direction center of theshunt region 24. Then, an inter-layerinsulating film 41 made of, for example, silicon oxide is formed on theinter-layer insulating film 40 and thecontact 35. Continuing, an inter-layerinsulating film 42 made of, for example, silicon nitride is formed on theinter-layer insulating film 41. Then, a resist film is formed on the entire surface of the inter-layer insulatingfilm 42 and is patterned using photolithography. Thereby, a resistpattern 43 is formed on theinter-layer insulating film 42. In the resistpattern 43, multiple mutually-separatedline patterns 45 are provided periodically to extend in the column direction in thebit line region 23. The arrangement period of theline pattern 45 is, for example, the minimum realizable period using photolithography. In this embodiment, the width of theline pattern 45 is taken to be 2F; and the distance between the mutuallyadjacent line patterns 45 also is taken to be 2F. - One
line pattern 46 is provided to extend in the column direction at each of both row-direction end portions of theshunt region 24. In other words, twoline patterns 46 are formed in theshunt region 24 such that thecontact 35 is positioned between the twoline patterns 46 as viewed from above. The width of theline pattern 46 is greater than the width (2F) of theline pattern 45. The width of theline pattern 46 is adjusted to relax the fineness of the pattern of the resistpattern 43 such that theline pattern 45 can be formed stably. The distance from theline pattern 46 to theline pattern 45 most proximal to theline pattern 46 is substantially equal to the distance (2F) between the mutuallyadjacent line patterns 45 and accordingly is 2F. On the other hand, the resistpattern 43 is not provided in theshunt region 24 except for both row-direction end portions of theshunt region 24. The distance between theline patterns 46 in theshunt region 24 is greater than 2F. - Then, as illustrated in
FIG. 4B , dry etching is performed by using the resistpattern 43 as a mask. Thereby, the inter-layer insulatingfilm 42 is selectively removed to be patterned into amask pattern 47 having the same pattern as the resistpattern 43. In other words, using dry etching, the inter-layer insulatingfilm 42 is divided intomultiple line portions line portions 48 are positioned in the regions directly under theline patterns 45; and theline portion 49 is positioned in the region directly under theline pattern 46. Accordingly, the width of theline portion 48 is 2F; the distance between theline portions 48 is 2F; and the shortest distance between theline portion 48 and theline portion 49 also is 2F. Subsequently, the resistpattern 43 is removed. - Then, as illustrated in
FIG. 4C , slimming of theline portions line portion 48 is substantially F. As a result, the distance between the mutuallyadjacent line portions 48 is substantially 3F. The shortest distance between theline portion 48 and theline portion 49 also is substantially 3F. - Continuing as illustrated in
FIG. 4D , a silicon film, for example, is formed on the entire surface; and etch-back is performed by performing, for example, anisotropic etching. Thereby, the silicon film remains only on the side faces of theline portions sidewalls 51. The thickness of thesidewall 51 is taken to be F. Subsequently, theline portions - Then, as illustrated in
FIG. 5A , a resistpattern 52 is formed by forming a resist film on the entire surface and by patterning using photolithography. The resistpattern 52 is formed in a band-like portion 53 to extend in the column direction in the region of theshunt region 24 except for both row-direction end portions.Multiple openings 54 having rectangular configurations arranged in one series along the column direction are made in the band-like portion 53. In other words, the configuration of the band-like portion 53 as viewed from above is a ladder-like configuration. Theopenings 54 are made such that thecontacts 35 are disposed in theopenings 54 as viewed from above. In such a case, the shortest distance d1 from theopening 54 to anouter edge 52 a of the resistpattern 52 on thebit line region 23 side is greater than the width F of thesidewall 51. The resistpattern 52 may cover both column-direction end portions of thesidewall 51 at both column-direction end portions of thebit line region 23. - Continuing as illustrated in
FIG. 5B , dry etching, for example, is performed using thesidewall 51 and the resistpattern 52 as a mask. Thereby, the portions of the inter-layer insulatingfilm 41 other than the regions directly under thesidewall 51 and the resistpattern 52 are removed to maketrenches 56 to 59 and arecess 60. In other words, thetrench 56 is made in the region directly under the region between the sidewalls 51 formed on the side face of the line portion 48 (referring toFIG. 4D ). Thetrench 57 is made in the region directly under the region between thesidewall 51 formed on the side face of theline portion 49 side of theline portion 48 most proximal to theline portion 49 and thesidewall 51 formed on the side face of theline portion 48 side of the line portion 49 (referring toFIG. 4D ). Thetrench 58 is made in the region directly under the region between the sidewalls 51 formed on both side faces of theline portion 49. Thetrench 59 is made in the region directly under the region between the resistpattern 52 and thesidewall 51 formed on the side face of the resistpattern 52 side of theline portion 49. Therecess 60 is made in the region directly under theopening 54 of the resistpattern 52. The upper face of thecontact 35 is exposed at the bottom face of therecess 60. Then, thesidewall 51 and the resistpattern 52 are removed. - Then, as illustrated in
FIG. 5C , a metal material, e.g., copper, is deposited on the entire surface of the inter-layer insulatingfilms film 41 and leave the metal film in thetrenches 56 to 59 and in therecess 60. Thereby, the metal material is filled into thetrenches 56 to 59 and into therecess 60. Thus, the bit lines 31 are formed in thetrenches 56 and in thetrench 57; theinterconnect 33 is formed in thetrench 58; theinterconnect 32 is formed in thetrench 59; and theconductive film 34 is formed in therecess 60. Theconductive film 34 is connected to thecontact 35. - Continuing as illustrated in
FIG. 5D , an inter-layerinsulating film 63 is formed on theinter-layer insulating film 41. Then, a contact hole is made in theinter-layer insulating film 63 in the region directly on thecontact 35; and a metal material, e.g., aluminum, is filled into the contact hole to form thecontact 36. Thecontact 36 is connected to theconductive film 34. Then, anupper layer interconnect 64 is formed on theinter-layer insulating film 63 to connect to thecontact 36. Thereafter, themultilayered interconnect film 20 is formed by repeatedly forming the inter-layer insulating films, the contacts, and the interconnects as necessary. Thus, thesemiconductor device 1 is manufactured. - Operational effects of this embodiment will now be described.
- In this embodiment, the
bit line 31 can be formed with an arrangement period finer than the resolution limit of the exposure by using a sidewall method and a damascene process in combination. In other words, in the process illustrated inFIG. 4A , the resistpattern 43 including themultiple line patterns 45 which have a width and a spacing having a length (2F) near the resolution limit of the exposure is formed; in the process illustrated inFIG. 4B , the resistpattern 43 is transferred onto themask pattern 47; in the process illustrated inFIG. 4C , slimming of theline portions 48 of themask pattern 47 is performed until the width is changed from 2F to F; in the process illustrated inFIG. 4D , thesidewalls 51 are formed with a thickness of F on the side faces of theline portions 48; in the process illustrated inFIG. 5A , theline portions 48 are removed; in the process illustrated inFIG. 5B , thetrenches sidewalls 51 as a mask; and in the process illustrated inFIG. 5C , the metal material is filled into thetrenches multiple bit lines 31 having a width and a spacing of F can be formed. - In this embodiment, the
interconnect 32 and theconductive film 34 are formed by forming the resistpattern 52 separately from the resistpattern 43 such that the shortest distance d1 from theopening 54 to theouter edge 52 a of the resistpattern 52 is greater than the width F of thesidewall 51 in the process illustrated inFIG. 5A ; etching method using thesidewall 51 and the resistpattern 52 as a mask to make thetrench 59 between thesidewall 51 and the resistpattern 52 and to make therecess 60 in the region directly under theopening 54 in the process illustrated inFIG. 5B ; and filling the metal material into thetrench 59 and into therecess 60 in the process illustrated inFIG. 5C . Thereby, the shortest distance d1 between theinterconnect 32 and theconductive film 34 can be longer than the distance F between the bit lines 31. As a result, theconductive film 34 can be sufficiently separated from theinterconnect 32 adjacent thereto; and a potential higher than the potential applied to thebit line 31 can be applied to theconductive film 34. - Conversely, supposing that the interconnect and the conductive film are formed using only a sidewall method and a damascene process, although any width of the interconnect and the conductive film can be selected by the width of each of the line patterns of the resist
pattern 43, the distance between the interconnect and the conductive film undesirably is determined by the thickness of the sidewall. Because the thickness of the sidewall cannot be different for each of the positions on thesemiconductor substrate 10, the distance between theconductive film 34 and theinterconnect 32 undesirably is equal to the distance between the bit lines 31. As a result, when reducing the distance between the bit lines 31 for higher integration of the semiconductor device, the distance between theconductive film 34 and theinterconnect 32 is undesirably shorter and the potential applicable to theconductive film 34 is undesirably constrained. - Further, even in the case where the width and the formation position of the resist
pattern 52 fluctuate, the fluctuation thereof can be absorbed by theinterconnect 32 by setting the target value of the width of theinterconnect 32 to be greater than the target value of the width of thebit line 31. In other words, although the width of theinterconnect 32 fluctuates with respect to the target value thereof when the width and the formation position of the resistpattern 52 fluctuate, theinterconnect 32 is not discontinuous as long as the target value of the width of theinterconnect 32 is set to be greater than the fluctuation amount of the width and the formation position of the resistpattern 52. In other words, because theinterconnect 32 is used as a dummy pattern to absorb the process fluctuation of the resistpattern 52, it is sufficient to set the width of theinterconnect 32 such that the pattern of theinterconnect 32 does not collapse and affect the pattern of theadjacent bit line 31 andinterconnect 33. Thereby, even in the case where process fluctuation occurs, the operations of thesemiconductor device 1 can be stabilized. For example, in the case where theinterconnect 33 is used as a dummy interconnect for shielding, the configuration of theinterconnect 33 can be stabilized by using theinterconnect 32 as a dummy pattern. As a result, the shielding effect can be improved and the operations of thesemiconductor device 1 can be stabilized. - A variation of this embodiment will now be described.
-
FIG. 6 is a plan view illustrating the interconnect pattern of the page buffer of the semiconductor device according to this variation. - In the semiconductor device la according to this variation as illustrated in
FIG. 6 , the width of theinterconnect 32 in theshunt region 24 of thepage buffer 14 is finer than that of the semiconductor device 1 (referring toFIG. 2 ) according to the first embodiment described above and is, for example, finer than the width of theinterconnect 33. Thereby, the distance d1 between theconductive film 34 and theinterconnect 32 can be even greater. Or, in the case where the distance d1 is constant, the semiconductor device can be downsized even further. Thesemiconductor device 1 a according to this variation can be manufactured by making the width of the resistpattern 52 wider than that of the first embodiment in the process illustrated inFIG. 5A . Otherwise, the configuration, method for manufacturing, and operational effects of this variation are similar to those of the first embodiment described above. The width of the pair ofinterconnects 32 provided in thesame shunt region 24 may be different from each other. - A second embodiment will now be described.
-
FIG. 7 is a plan view illustrating the interconnect pattern of the page buffer of the semiconductor device according to this embodiment. - In the
semiconductor device 2 according to this embodiment as illustrated inFIG. 7 , a conductive film is not provided in theshunt region 24 of thepage buffer 14; and thecontact 36 of the upper layer side is connected to the upper end of thecontact 35 of the lower layer side by direct contact. A shortest distance d2 from theinterconnect 32 to a coupledbody 37 of thecontacts contact 35 of the lower layer side in the material of thecontact 36 of the upper layer side is less than the diffusion coefficient of the material of thebit line 31 and interconnects 32 and 33 in the material of thecontact 36. For example, thecontact 35 of the lower layer side is made of tungsten; thecontact 36 of the upper layer side is made of aluminum; and thebit line 31 and theinterconnects - The method for manufacturing the semiconductor device according to this embodiment will now be described.
-
FIG. 8 is a process plan view illustrating the method for manufacturing the semiconductor device according to this embodiment. - In this embodiment as illustrated in
FIG. 8 , a resistpattern 71 is formed instead of the resist pattern 52 (referring toFIG. 3 ) in the process illustrated inFIG. 5A described above. The resistpattern 71 is provided in the region of theshunt region 24 excluding both row-direction end portions to extend in a band configuration in the column direction. An opening is not provided in the resistpattern 71; and the resistpattern 71 covers the entire upper face of thecontact 35. Therefore, even in the case where the etching is performed in the process illustrated inFIG. 5B , therecess 60 is not made and the upper face of thecontact 35 is not exposed. As a result, theconductive film 34 is not formed in the process illustrated inFIG. 5C . Here, the distance between the resistpattern 71 and theline pattern 46 is the width of theinterconnect 32. - Subsequently, in the process illustrated in
FIG. 5D , the inter-layer insulatingfilm 63 is formed on theinter-layer insulating film 41. Then, a contact hole is made in theinter-layer insulating film 63 in the region directly on thecontact 35 to expose the upper face of thecontact 35. Continuing, a metal material, e.g., aluminum, is filled into the contact hole to form thecontact 36. As a result, the coupledbody 37 of thecontacts - Here, in the case where the
contact 36 is larger than thecontact 35 as viewed from above, the resistpattern 71 is formed such that the distance between the end portion of the resistpattern 71 and thecontact 36 is the shortest distance d2. Conversely, in the case where thecontact 36 is smaller than thecontact 35 as viewed from above, the resistpattern 71 is formed such that the distance between the end portion of the resistpattern 71 and thecontact 35 is the shortest distance d2. - In this embodiment as well, similarly to the first embodiment described above, a higher potential can be applied to the
contacts interconnect 32 to the coupledbody 37 of thecontacts FIG. 2 ) is not provided, the semiconductor device can be downsized even further. Otherwise, the configuration, method for manufacturing, and operational effects of this embodiment are similar to those of the first embodiment described above. - A barrier metal layer may be formed on the surface of the
contact 36 to prevent the diffusion of the metal material used to form thecontact 36. The barrier metal layer may be formed of, for example, titanium (Ti) or titanium nitride (TiN). In such a configuration, in the case where shifting occurs between theconductive film 34 and thecontact 36 of the first embodiment described above, a region not covered with the barrier metal layer may be formed at the side face of theconductive film 34 in the case where the side face of theconductive film 34 contacts the side face of thecontact 36 because the barrier metal layer of thecontact 36 does not easily extend around onto the side face of theconductive film 34. As a result, the side face of thecontact 36 directly contacts the side face of theconductive film 34 without the barrier metal layer interposed therebetween. In such a case, because the diffusion coefficient of copper in aluminum is relatively high, the copper diffuses into the aluminum to form voids in theconductive film 34; the copper reacts with the aluminum of thecontact 36 to undesirably form high-resistance intermetallic compounds, e.g., AlCu; and the resistance between theconductive film 34 and thecontact 36 undesirably increases. If theconductive film 34 is formed sufficiently wide, the disposition position of thecontact 36 does not extend outside the region directly on theconductive film 34; and thecontact 36 and theconductive film 34 are prevented from directly contacting without the barrier metal layer interposed therebetween. However, in such a case, downsizing of the semiconductor device is obstructed because the surface area of theconductive film 34 increases. - Conversely, according to this embodiment, the diffusion coefficient of the material of the
contact 35 in the material of thecontact 36 is relatively low by forming thecontact 35 of tungsten and by forming thecontact 36 of aluminum. As a result, intermetallic compounds do not easily occur and the resistance does not easily increase even in the case where the side face of thecontact 35 directly contacts the side face of thecontact 36 without the barrier metal interposed therebetween. Moreover, because theconductive film 34 having a width wider than those of thecontacts contact 35 and thecontact 36, the resistance between thecontact 35 and thecontact 36 is prevented from increasing; and the downsizing of thesemiconductor device 1 can be realized. - A variation of this embodiment will now be described.
-
FIG. 9 is a plan view illustrating the interconnect pattern of the page buffer of the semiconductor device according to this variation. - Similarly to the variation of the first embodiment described above, this variation is an example in which the width of the
interconnect 32 is finer than that of the second embodiment as illustrated inFIG. 9 . Thereby, the distance d2 can be increased. Such asemiconductor device 2 a can be manufactured by increasing the width of the resistpattern 71 of the second embodiment described above. Otherwise, the configuration, method for manufacturing, and operational effects of this variation are similar to those of the second embodiment described above. The width of the pair ofinterconnects 32 provided in thesame shunt region 24 may be different from each other. - A third embodiment will now be described.
-
FIG. 10 is a plan view illustrating the interconnect pattern of the page buffer of the semiconductor device according to this embodiment. - In the semiconductor device 3 according to this embodiment as illustrated in
FIG. 10 , the conductive film is not provided in theshunt region 24 of thepage buffer 14; and the lower end of thecontact 36 of the upper layer side is connected to the upper end of thecontact 35 of the lower layer side by direct contact. Further, the interconnect 33 (referring toFIG. 2 ) is not provided. Also, the width of theinterconnect 32 is substantially equal to the width of thebit line 31, e.g., F. - Moreover, in this embodiment, multiple dummy interconnects 73, e.g., seven
dummy interconnects 73, are provided at positions on each column-direction side of the coupledbody 37 of thecontact 35 and thecontact 36 between a pair of theinterconnects 32 disposed on two sides of the coupledbody 37 respectively. The dummy interconnects 73 are not provided in arectangular region 74 centered on the coupledbody 37. In other words, the dummy interconnects 73 are discontinuous in theregion 74. The dummy interconnects 73 are disposed alternately with theregion 74 in the column direction. - The width of the
dummy interconnect 73 is substantially equal to the width of thebit line 31, e.g., F. The distance between the mutually adjacent dummy interconnects 73 is substantially equal to the distance between the mutuallyadjacent bit lines 31, e.g., F. In other words, the widths of all of the bit lines 31, theinterconnects 32, and the dummy interconnects 73 and the distances therebetween are all F. Accordingly, thebit line 31, theinterconnect 32, and thedummy interconnect 73 are arranged periodically along the row direction. A shortest distance d3 from theinterconnect 32 to the coupledbody 37 of thecontacts contact 35 is formed of tungsten; thecontact 36 is formed of aluminum; and thebit line 31, theinterconnect 32, and thedummy interconnect 73 are formed of copper. - The method for manufacturing the semiconductor device according to this embodiment will now be described.
-
FIG. 11 andFIG. 12 are process plan views illustrating the method for manufacturing the semiconductor device according to this embodiment. - In this embodiment as illustrated in
FIG. 11 , a resistpattern 76 is formed instead of the resist pattern 43 (referring toFIG. 3 ) in the process illustrated inFIG. 4A described above. In the resistpattern 76,multiple line patterns 77 are arranged periodically to extend in the column direction in both thebit line region 23 and theshunt region 24. The width of theline pattern 77 is taken to be 2F; and the distance between the mutuallyadjacent line patterns 77 also is taken to be 2F. Then, as illustrated inFIG. 4B , themask pattern 47 is formed by patterning theinter-layer insulating film 42 using the resistpattern 76 as a mask; slimming of themask pattern 47 is performed as illustrated inFIG. 4C ; and thesidewalls 51 are formed on the side faces of theline portions 48 of themask pattern 47 as illustrated inFIG. 4D . Thereby, as illustrated inFIG. 12 , thesidewall 51 having a width and a spacing of F is formed in both thebit line region 23 and theshunt region 24. - Subsequently, in the process illustrated in
FIG. 5A , a resist pattern 78 (referring toFIG. 12 ) is formed instead of the resist pattern 52 (referring toFIG. 3 ). The resistpattern 78 is formed in the region that becomes theregion 74. The resistpattern 78 is formed to cover the entire upper face of thecontact 35. Thereby, the inter-layer insulatingfilm 41 is not etched and the trenches and the recess are not made in theregion 74 when the etching in the process illustrated inFIG. 5B is performed because although thesidewall 51 is formed in theregion 74, theentire region 74 is covered with the resistpattern 78. Therefore, the interconnects and the conductive film are not formed in theregion 74 in the process illustrated inFIG. 5C . On the other hand, the dummy interconnects 73 are formed on both column-direction sides as viewed from theregion 74. - Subsequently, the inter-layer insulating
film 63 is formed on theinter-layer insulating film 41 in the process illustrated inFIG. 5D . Then, a contact hole is made in theinter-layer insulating film 63 in the region directly on thecontact 35 to expose the upper face of thecontact 35. Then, thecontact 36 is formed by filling a metal material, e.g., aluminum, into the contact hole. As a result, the coupledbody 37 of thecontacts - In the case where the
contact 36 is larger than thecontact 35 as viewed from above, the resistpattern 78 is formed such that the distance between the end portion of the resistpattern 78 and thecontact 36 is the shortest distance d3. Conversely, in the case where thecontact 36 is smaller than thecontact 35 as viewed from above, the resistpattern 78 is formed such that the distance between the end portion of the resistpattern 78 and thecontact 35 is the shortest distance d3. - Operational effects of this embodiment will now be described.
- In the process illustrated in
FIG. 4A in this embodiment, the resolution of the exposure when forming the resistpattern 76 can be improved because the periodically-arrangedmultiple line patterns 77 are provided not only in thebit line region 23 but also in a portion of theshunt region 24. Otherwise, the configuration, method for manufacturing, and operational effects of this embodiment are similar to those of the second embodiment described above. There are cases where the width of aportion 32 a of theinterconnect 32 facing theregion 74 fluctuates in the case where the dimension and the formation position of the resistpattern 78 fluctuate. In such a case, theportion 32 a becomes a protrusion of theinterconnect 32 protruding toward theregion 74 or a recess of theportion 32 a receding from theregion 74. - A variation of this embodiment will now be described.
-
FIG. 13 is a plan view illustrating the interconnect pattern of the page buffer of the semiconductor device according to this variation. - In the
semiconductor device 3 a according to this variation as illustrated inFIG. 13 , aconductive film 81 is provided in addition to the configuration of the semiconductor device 3 (referring toFIG. 10 ) according to the third embodiment described above. The configuration of theconductive film 81 as viewed from above is a rectangular configuration having the longitudinal direction in the column direction. Theconductive film 81 is disposed on both row-direction sides as viewed from theregion 74 to protrude slightly from theregion 74 at both column-direction sides. Theconductive film 81 is connected from thebit line 31 of themultiple bit lines 31 provided in thebit line region 23 disposed most toward thedummy interconnect 73 side to thedummy interconnect 73 of the multiple dummy interconnects 73 provided in theshunt region 24 disposed most toward thebit line 31 side. Actually, thebit line 31 disposed most toward thedummy interconnect 73 side, theconductive film 81, and thedummy interconnect 73 disposed most toward thebit line 31 side are integrally formed; and there is no boundary therebetween. On the other hand, theinterconnect 32 is not provided in the region where theconductive film 81 is disposed. Further, theinterconnect 32 does not contact theconductive film 81. Accordingly, theconductive film 81 is interposed in the layout region of theinterconnect 32 to divide theinterconnect 32. - The method for manufacturing the semiconductor device according to this variation will now be described.
-
FIG. 14 andFIG. 15 are process plan views illustrating the method for manufacturing the semiconductor device according to this variation. - In this variation as illustrated in
FIG. 14 , a resistpattern 83 is formed instead of the resist pattern 76 (referring toFIG. 11 ) in the process illustrated inFIG. 4A . In the resistpattern 83, in addition to the periodically-arrangedmultiple line patterns 77, a pair ofline patterns 84 are provided in regions on both row-direction sides as viewed from theregion 74 to contact theregion 74 and protrude slightly from theregion 74 at both column-direction sides. The configuration of theline pattern 84 as viewed from above is a rectangular configuration extending in the column direction with a width of 2F. Theline pattern 84 is disposed to fill between the mutuallyadjacent line patterns 77. Therefore, actually, theline pattern 84 and theline patterns 77 adjacent to theline pattern 84 are integrally formed; and there is no boundary therebetween. Subsequently, although thesidewalls 51 are formed by performing the processes illustrated inFIGS. 4B to 4D , thesidewalls 51 are not formed on the end edges of theline patterns 77 contacting theline pattern 84. - Subsequently, as illustrated in
FIG. 15 , the resistpattern 78 is formed instead of the resist pattern 52 (referring toFIG. 3 ) in the process illustrated inFIG. 5A . The resistpattern 78 is formed in the portion corresponding to theregion 74. The resistpattern 78 is formed to cover the entire upper face of thecontact 35. Thereby, the inter-layer insulatingfilm 41 is not etched and the trenches and the recess are not made in theregion 74 when the etching in the process illustrated inFIG. 5B is performed because although thesidewall 51 is formed in theregion 74, theentire region 74 is covered with the resistpattern 78. Therefore, the interconnects and the conductive film are not formed in theregion 74 in the process illustrated inFIG. 5C . On the other hand, the dummy interconnects 73 are formed on both column-direction sides as viewed from theregion 74. As a result, arecess 85 is made in the region where the line pattern 84 (referring toFIG. 14 ) was formed and in the region of theline pattern 77 on both sides thereof in the process illustrated inFIG. 4A . Subsequently, theconductive film 81 is formed in therecess 85 by performing the process ofFIG. 5C . As a result, thebit line 31 disposed most toward thedummy interconnect 73 side, theconductive film 81, and thedummy interconnect 73 disposed most toward thebit line 31 side are integrally formed. Theinterconnect 32 is divided in the column direction by thesidewall 51 formed on the column-direction side face of theline pattern 84. - According to this variation, by connecting one
bit line 31 and one dummy interconnects 73 by oneconductive film 81, the conductor made of the onebit line 31, the one dummy interconnects 73, and the oneconductive film 81 can be used as one interconnect. In such a case, thebit line 31 connected to thedummy interconnect 73 by theconductive film 81 is used as a dummy interconnect. Such an interconnect is wider than anormal bit line 31 by the amount connecting the onedummy interconnect 73 to the oneconductive film 81. Accordingly, the voltage drop is lower than that of asingle bit line 31 not connected to theconductive film 81. Therefore, a high shield voltage can be applied up to the end portion of the dummy interconnect; and the read-out operations and the like of the memory cells can be performed stably. - The width of the
conductive film 81 positioned on both row-direction sides as viewed from the coupledbody 37 is about three times the width of thebit line 31. The width of the coupled interconnect having thedummy interconnect 73 added to theconductive film 81 is about four times the width of thebit line 31. Therefore, even in the case where the width and the formation position of the resistpattern 78 fluctuate, the fluctuation can be absorbed by theconductive film 81 and thedummy interconnect 73. In other words, even in the case where the width and the formation position of the resistpattern 78 fluctuate, the width of the coupled interconnect of the combination of theconductive film 81 and thedummy interconnect 73 changes but is not discontinuous. Thereby, the operations of thesemiconductor device 1 can be stabilized even in the case where process fluctuation occurs. Otherwise, the configuration, method for manufacturing, and operational effects of this variation are similar to those of the third embodiment described above. - According to the embodiments described above, a semiconductor device and a method for manufacturing the same can be realized in which periodically-arranged multiple interconnects and conductive members are provided and a voltage higher than that applied to the interconnects can be applied to the conductive members.
- While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modification as would fall within the scope and spirit of the inventions.
Claims (20)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010-151020 | 2010-07-01 | ||
JP2010151020A JP2012015355A (en) | 2010-07-01 | 2010-07-01 | Semiconductor device and manufacturing method of the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120001331A1 true US20120001331A1 (en) | 2012-01-05 |
US8283791B2 US8283791B2 (en) | 2012-10-09 |
Family
ID=45399096
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/051,652 Expired - Fee Related US8283791B2 (en) | 2010-07-01 | 2011-03-18 | Semiconductor device and method for manufacturing same |
Country Status (2)
Country | Link |
---|---|
US (1) | US8283791B2 (en) |
JP (1) | JP2012015355A (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5606479B2 (en) * | 2012-03-22 | 2014-10-15 | 株式会社東芝 | Semiconductor memory device |
JP6560175B2 (en) | 2016-09-13 | 2019-08-14 | 株式会社東芝 | Semiconductor device |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6381166B1 (en) * | 1998-09-28 | 2002-04-30 | Texas Instruments Incorporated | Semiconductor memory device having variable pitch array |
US20050124095A1 (en) * | 2003-12-05 | 2005-06-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sram device having high aspect ratio cell boundary |
US20060289914A1 (en) * | 2005-06-27 | 2006-12-28 | Micron Technology, Inc. | Semiconductor constructions, memory cells, DRAM arrays, electronic systems; methods of forming semiconductor constructions; and methods of forming DRAM arrays |
US20070111512A1 (en) * | 2003-01-14 | 2007-05-17 | Tatsunori Murata | Semiconductor integrated circuit device and a method of manufacturing the same |
US7244984B2 (en) * | 2003-08-01 | 2007-07-17 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory including two memory cell columns sharing a single bit line |
US20110188309A1 (en) * | 2010-01-29 | 2011-08-04 | Kabushiki Kaisha Toshiba | Semiconductor device |
US20110260335A1 (en) * | 2009-01-20 | 2011-10-27 | Panasonic Corporation | Power supply interconnect structure of semiconductor integrated circuit |
US20120020158A1 (en) * | 2010-07-21 | 2012-01-26 | Kabushiki Kaisha Toshiba | Semiconductor memory device and manufacturing method thereof |
US20120119368A1 (en) * | 2010-11-11 | 2012-05-17 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4580787B2 (en) | 2005-03-16 | 2010-11-17 | 株式会社東芝 | Semiconductor memory device and method for forming the same |
JP2008130897A (en) | 2006-11-22 | 2008-06-05 | Toshiba Corp | Pattern layout for integrated circuit |
JP5269428B2 (en) | 2008-02-01 | 2013-08-21 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
-
2010
- 2010-07-01 JP JP2010151020A patent/JP2012015355A/en active Pending
-
2011
- 2011-03-18 US US13/051,652 patent/US8283791B2/en not_active Expired - Fee Related
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6381166B1 (en) * | 1998-09-28 | 2002-04-30 | Texas Instruments Incorporated | Semiconductor memory device having variable pitch array |
US20070111512A1 (en) * | 2003-01-14 | 2007-05-17 | Tatsunori Murata | Semiconductor integrated circuit device and a method of manufacturing the same |
US7244984B2 (en) * | 2003-08-01 | 2007-07-17 | Kabushiki Kaisha Toshiba | Nonvolatile semiconductor memory including two memory cell columns sharing a single bit line |
US20050124095A1 (en) * | 2003-12-05 | 2005-06-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Sram device having high aspect ratio cell boundary |
US20060289914A1 (en) * | 2005-06-27 | 2006-12-28 | Micron Technology, Inc. | Semiconductor constructions, memory cells, DRAM arrays, electronic systems; methods of forming semiconductor constructions; and methods of forming DRAM arrays |
US20110260335A1 (en) * | 2009-01-20 | 2011-10-27 | Panasonic Corporation | Power supply interconnect structure of semiconductor integrated circuit |
US20110188309A1 (en) * | 2010-01-29 | 2011-08-04 | Kabushiki Kaisha Toshiba | Semiconductor device |
US20120020158A1 (en) * | 2010-07-21 | 2012-01-26 | Kabushiki Kaisha Toshiba | Semiconductor memory device and manufacturing method thereof |
US20120119368A1 (en) * | 2010-11-11 | 2012-05-17 | Kabushiki Kaisha Toshiba | Semiconductor memory device |
Also Published As
Publication number | Publication date |
---|---|
US8283791B2 (en) | 2012-10-09 |
JP2012015355A (en) | 2012-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8759224B2 (en) | Method of forming a pattern structure for a semiconductor device | |
US20220122983A1 (en) | Embedded memory employing self-aligned top-gated thin film transistors | |
US20070003881A1 (en) | Method of manufacturing semiconductor device | |
US11765892B2 (en) | Three-dimensional memory device and method of manufacture | |
US20100102361A1 (en) | Vertical transistor and fabricating method thereof and vertical transistor array | |
KR102597954B1 (en) | Memory array staircase structure | |
KR20090125496A (en) | Semiconductor devices including a contact structure and methods of forming the same | |
US20190081032A1 (en) | Semiconductor device | |
US20220231049A1 (en) | Memory device and manufacturing method thereof | |
US20150349134A1 (en) | Semiconductor device | |
US20230255032A1 (en) | Memory devices | |
US9368403B2 (en) | Method for manufacturing a semiconductor device | |
US20120238099A1 (en) | Method of manufacturing electronic part | |
US8283791B2 (en) | Semiconductor device and method for manufacturing same | |
CN112018083B (en) | Memory test structure, integrated circuit and forming method thereof | |
US20110215473A1 (en) | Semiconductor device and method for manufacturing same | |
US20100295133A1 (en) | Resistor of Semiconductor Device and Method of Forming the Same | |
US11844224B2 (en) | Memory structure and method of forming the same | |
EP4027376A2 (en) | Via connections for staggered interconnect lines | |
TWI470804B (en) | Semiconductor device and method for manufacturing same | |
US7948053B2 (en) | Semiconductor device and method of fabricating the same | |
KR20220012170A (en) | Three-dimensional memory device and method | |
CN106057655B (en) | Semiconductor device with a plurality of transistors | |
US20240064994A1 (en) | Memory device and method of forming the same | |
US20230045420A1 (en) | Semiconductor structure and method of forming the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TOBA, TAKAYUKI;OZAKI, TOHRU;HISADA, TOSHIKI;AND OTHERS;SIGNING DATES FROM 20110203 TO 20110315;REEL/FRAME:025989/0018 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20201009 |