US20120131521A1 - Layout pattern - Google Patents
Layout pattern Download PDFInfo
- Publication number
- US20120131521A1 US20120131521A1 US13/365,263 US201213365263A US2012131521A1 US 20120131521 A1 US20120131521 A1 US 20120131521A1 US 201213365263 A US201213365263 A US 201213365263A US 2012131521 A1 US2012131521 A1 US 2012131521A1
- Authority
- US
- United States
- Prior art keywords
- layout pattern
- pattern
- correction
- segment
- layout
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
Definitions
- the invention relates to a layout pattern, and more particularly, to a layout pattern having at least one segment that is modified through an optical proximity correction.
- the photolithography technology usually involves transferring a complicated integrated circuit pattern to a semiconductor wafer surface for steps such as etching and implantation. These patterns must be extremely accurate for forming delicate integrated circuits so as to align with the patterns of the previous and following steps.
- deviations often occur and jeopardize the performance of the semiconductor device when the patterns on the masks are transferred onto the wafer surface.
- Such deviations are usually related with the characters of the patterns to be transferred, the topology of the wafer, the source of the light and various process parameters.
- OPC optical proximity correction
- PRC process rules
- LRC lithography rules
- OPC optical proximity correction
- PRC process rule check
- LRC lithography rule check
- the commercially available OPC software may test problems such as pitch, bridge, and critical dimension uniformity in the layout patterns. Such software may correct the standard layout patterns on the masks using the theoretical image, so as to obtain correctly exposed image patterns on the wafers. Such methods not only test problems in the layout patterns but also correct the layout patterns on the masks using the theoretical image. If the corrected image patterns are useable, they are output for the fabrication of masks to obtain the correct image patterns on the wafer.
- the conventional procedure using optical proximity correction to verify the layout patterns on a mask may be first inputting a layout pattern. Then the Boolean pre-treatment of OPC is performed on the layout pattern to obtain a preliminary layout pattern. An OPC is conducted thereafter by using a variety of commercial optical proximity correction software, which can correct the mask pattern theoretically to acquire more correct pattern on a wafer.
- a mask pattern corrected by the optical proximity correction must be inspected by a process rule check (PRC) to confirm the correctness of the mask pattern. If the corrected mask pattern completely obeys the rules of the process rule check, the mask pattern is then output and provided to a mask for lithography process. Conversely, if a portion or all portions of the mask pattern violates the rules of process rule check, the mask pattern needs to be re-modified and verified.
- PRC process rule check
- the aforementioned inspection typically inspects a target pattern from a 45 degree approach, such as from 0-45 degree, 45-90 degree, 90-135 degree, or 135-180 degree.
- the 45 degree based inspection often creates a blind spot between every 45 degree angle and limits the correction process from outputting a precise layout pattern.
- a method for correcting layout pattern includes the steps of: providing a layout pattern having at least one segment; forming a rule-checking rectangle from the segment, wherein the rule-checking rectangle comprises at least one square; verifying whether the square of the rule-checking rectangle overlaps other layout pattern; removing the portion of other layout pattern overlapped by the square to obtain a corrected layout pattern; and outputting the corrected layout pattern to a mask.
- a method for correcting layout pattern includes the steps of: providing a layout pattern having at least one segment; forming a rule-checking rectangle from the segment, wherein the rule-checking rectangle comprises at least one square; verifying the region exceeded by the square while overlapping the layout pattern with the square; reinstating the region exceeded by the square to obtain a corrected layout pattern; and outputting the corrected layout pattern to a mask.
- a layout pattern includes: a polygon pattern having at least one segment; and at least one notch formed in the polygon pattern, wherein at least one side of the notch is less than the length of the segment.
- FIG. 1 is a flow chart illustrating a method of correcting a layout pattern of the present invention.
- FIG. 2 illustrates a method for performing an outward correction according to a preferred embodiment of the present invention.
- FIG. 3 illustrates a perspective view of the layout pattern obtained after an outward correction.
- FIG. 4 illustrates a method of performing an inward correction according to a preferred embodiment of the present invention.
- FIG. 5 illustrates a perspective view of the layout pattern obtained after an inward correction.
- FIG. 1 is a flow chart illustrating a method of correcting a layout pattern of the present invention.
- the method of verifying a layout pattern includes following steps. First, step 10 is carried out to input a preliminary layout pattern from a computer system, in which the layout pattern includes at least a segment. The layout pattern has preferably been corrected at least once by an optical proximity correction in the aforementioned computer system or other computer systems. The optical proximity corrections are prevalent correction methods used to modify widths, line ends and corners of each segment of a layout pattern in semiconductor industry. Next, step 12 is carried out to input a process rule.
- the process rule includes the critical width and the critical space or other design rules, which may derivate from the integrated circuits of the line width of 65 nm, 45 nm or below.
- step 14 is carried out to select a target segment and expand a rule-checking rectangle from the target segment, and a verification is conducted through the rule-checking rectangle, as shown by step 16 . If the verification is complete, such as the process rule is satisfied, step 22 is carried out to output a verified layout pattern from the computer system.
- the verified layout pattern is preferably used to fabricate a mask utilized in a lithography process later on. However, if the verification fails, the computer system would provide a correcting value to perform an inward correction of step 18 or an outward correction of step 20 from the segment.
- step 22 is carried out to output the corrected layout patterns for fabricating desirable masks.
- FIG. 2 illustrates a method for performing an outward correction according to a preferred embodiment of the present invention.
- a preliminary layout patter 32 such as a pattern being processed through optical proximity process and Boolean process is provided.
- the aforementioned optical proximity correction is a common technique widely used in today's industries, which preferably corrects the width of each segment, end of the straight line, and various corners of a layout pattern.
- the layout pattern 32 of this embodiment is preferably a mask pattern utilized for fabricating trenches, contact vias, or polysilicon gates of a semiconductor device, and the layout pattern 32 could be a clear tone or a dark tone region according to the demand of the process.
- a segment 34 is then selected from the layout pattern 32 , and a rule-checking rectangle 36 containing at least one square is expanded outward from the segment 34 .
- the segment 34 is preferably the end portion of the layout pattern 32 adjacent to other layout pattern
- the rule-checking rectangle 36 is preferably composed of a rectangle 38 and two squares 40 formed at two ends of the rectangle 38 .
- the length of the rectangle 38 is preferably equivalent to the length of the segment 34
- the width of the rectangle 38 and one sides of the square 40 is assigned as a minimum space according to a mask rule check (MRC) specification.
- MRC mask rule check
- each square 40 and rectangle 38 within the rule-checking rectangle 36 is verified to be whether overlapping other adjacent layout pattern.
- the square 40 on top is determined to be overlapping a portion of an adjacent layout pattern 42 .
- this overlapping region is assigned as a minimum space violation region 44 .
- the minimum space violation region 44 generated during outward correction must be removed before forming a desirable layout pattern. After removing this minimum space violation region 44 , a corrected layout pattern 42 is obtained.
- FIG. 2 Similar to the outward correction of the layout pattern 32 , another outward correction could be conducted from the layout pattern 42 .
- a segment 46 is selected from the layout pattern 42 , and a rule-checking rectangle 52 containing a rectangle 48 and two squares 50 is expanded outward from the segment 46 .
- the squares 50 and the rectangle 48 of the rule-checking rectangle 52 are then verified to be whether overlapping any adjacent layout pattern, and if an overlapping is confirmed, the overlapped portion of the layout pattern is assigned as the minimum space violation region.
- the bottom square 50 is overlapping a portion of the adjacent layout pattern 32 , hence the portion of the layout pattern 32 overlapped by the square 50 is assigned as a minimum space violation region 54 .
- the minimum space violation region 54 of the layout pattern 32 is removed thereafter and a corrected pattern 32 is output to complete the outward correction process.
- the single outward correction performed from the layout pattern 32 to the layout pattern 42 should already satisfy the minimum space defined by the mask rule check specification.
- the segment 46 used by the layout pattern 42 for performing the aforementioned outward correction is the segment 46 of the preliminary layout pattern 42
- the corrected layout pattern would be substantially smaller than the space defined by the mask rule specification. Therefore, the parameters of the mask rule correction specification could be adjusted before the correction to determine whether a single or multiple corrections is to be conducted.
- FIG. 3 illustrates a perspective view of the layout pattern obtained after an outward correction.
- the corrected layout pattern 32 / 42 is composed of primarily of a polygon pattern, in which each polygon pattern includes a segment 34 ′/ 46 ′ utilized for generating a rule-checking rectangle.
- a substantially rectangular notch 56 is preferably formed in the corrected layout pattern 32 / 42 corresponding to the location of the minimum space violation region 54 / 44 removed previously in FIG. 2 .
- At least one side of the notch is less than the length of the segment 34 ′ 46 ′, and the length of the segment 34 ′/ 46 ′ is preferably between 60 nm to 70 nm, but not limited thereto.
- a correction is preferably made from each layout pattern to other adjacent layout patterns according to a mask rule correction specification.
- FIG. 4 illustrates a method of performing an inward correction according to a preferred embodiment of the present invention.
- a layout pattern 62 is input in a computer system, in which the layout pattern 62 is preferably a pattern that has been processed through Boolean pre-treatment in the optical proximity correction stage. For sake of brevity, only a portion of the layout pattern 62 is shown in the FIG. 4 .
- a segment 64 is then selected from the layout pattern 62 , and a rule-checking rectangle 66 containing at least a square is expanded inward from the segment 64 .
- the segment 64 is preferably an in-corner portion of the layout pattern 62 or a substantially narrower portion of the pattern 62
- the rule-checking rectangle 66 is preferably composed of two squares 68 .
- the length of the segment 64 such as the length of each side of the square 68 is assigned as a minimum width according to a mask rule check specification.
- FIG. 5 illustrates a perspective view of the layout pattern obtained after an inward correction.
- the corrected layout pattern 62 is composed of a polygon pattern, in which the polygon pattern includes a segment 64 used for generating a rule-checking rectangle.
- a block 72 protruding from the preliminary layout pattern 62 corresponding to the position of the aforementioned minimum width violation region is observed.
- the block 72 is preferably rectangular, but not limited thereto.
- At least one side of the block 72 is less than the length of the segment 64 , and the length of the segment 34 ′/ 46 ′ is preferably between 60 nm to 70 nm, but not limited thereto.
- a corner of the layout pattern is preferably selected to perform a corresponding correction to another corner of the same layout pattern. For instance, as revealed in FIGS. 4-5 , an inward correction is conducted from the in-corner segment 64 of the layout pattern 62 . Similarly, a corresponding inward correction could be done from the out corner segment (adjacent to the block 72 ) of the layout pattern 62 to the in-corner region, which is also within the scope of the present invention.
- outward correction and inward correction are discussed separately in the aforementioned embodiments, in actual practice the order and types of correction could be adjusted according to the property of the layout pattern.
- the present invention could conduct only the outward correction, only the inward correction, or conduct both corrections sequentially, such as performing an outward correction and then an inward correction, or performing an inward correction and then an outward correction.
- a reverse tone step could be carried out before the correction is conducted. For instance, if the preliminary layout pattern is a dark tone pattern, a reverse tone step preferably changes the dark tone pattern to a clear tone pattern while the surrounding clear tone pattern region is changed to dark tone pattern, thereby increasing the flexibility of the process.
- the present invention provides a method for correcting layout pattern with no blind spot.
- a segment is selected from a layout pattern that has been processed through optical proximity correction, and a rule-checking rectangle containing at least one square is expanded from the segment for conducting an inward correction or an outward correction.
- the other layout pattern overlapped by the square of the rule-checking rectangle is assigned as a minimum space violation region.
- the minimum space violation region is preferably removed to satisfy the space defined by the mask rule correction specification.
- the region covered by the square of the rule-checking rectangle and surpassing the preliminary layout pattern is assigned as a minimum width violation region.
- the minimum width violation region is reinstated to satisfy the width defined by the mask rule correction specification.
- the corrected layout patterns are output thereafter and the corrected layout pattern is equal to the preliminary layout pattern minus the aforementioned minimum space violation region and plus the minimum width violation.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
Abstract
A layout pattern is disclosed. The layout pattern includes: a polygon pattern having at least one segment; and at least one notch formed in the polygon pattern, wherein at least one side of the notch is less than the length of the segment.
Description
- This application is a division of U.S. application Ser. No. 12/512,034 filed Jul. 30, 2009, and incorporated herein by reference in its entirety.
- 1. Field of the Invention
- The invention relates to a layout pattern, and more particularly, to a layout pattern having at least one segment that is modified through an optical proximity correction.
- 2. Description of the Prior Art
- Critical technologies such as the photolithography and etching technologies are frequently used in semiconductor manufacturing processes. The photolithography technology usually involves transferring a complicated integrated circuit pattern to a semiconductor wafer surface for steps such as etching and implantation. These patterns must be extremely accurate for forming delicate integrated circuits so as to align with the patterns of the previous and following steps.
- In the photolithographic step, deviations often occur and jeopardize the performance of the semiconductor device when the patterns on the masks are transferred onto the wafer surface. Such deviations are usually related with the characters of the patterns to be transferred, the topology of the wafer, the source of the light and various process parameters.
- There are many known verification methods, correction methods and compensation methods for the deviations caused by the optical proximity effect, process rules (PRC) and lithography rules (LRC) to improve the image quality after transfer. Some of the known methods are called optical proximity correction (OPC), process rule check (PRC) and lithography rule check (LRC). The commercially available OPC software may test problems such as pitch, bridge, and critical dimension uniformity in the layout patterns. Such software may correct the standard layout patterns on the masks using the theoretical image, so as to obtain correctly exposed image patterns on the wafers. Such methods not only test problems in the layout patterns but also correct the layout patterns on the masks using the theoretical image. If the corrected image patterns are useable, they are output for the fabrication of masks to obtain the correct image patterns on the wafer.
- Generally speaking, there are well-established stand operational procedures available for the reference of the above-mentioned verification, correction and compensation methods. For example, the conventional procedure using optical proximity correction to verify the layout patterns on a mask may be first inputting a layout pattern. Then the Boolean pre-treatment of OPC is performed on the layout pattern to obtain a preliminary layout pattern. An OPC is conducted thereafter by using a variety of commercial optical proximity correction software, which can correct the mask pattern theoretically to acquire more correct pattern on a wafer.
- A mask pattern corrected by the optical proximity correction must be inspected by a process rule check (PRC) to confirm the correctness of the mask pattern. If the corrected mask pattern completely obeys the rules of the process rule check, the mask pattern is then output and provided to a mask for lithography process. Conversely, if a portion or all portions of the mask pattern violates the rules of process rule check, the mask pattern needs to be re-modified and verified. The process rule check (PRC) inspects line ends and corners of each segment of a mask pattern to verify that if those geometrical patterns obey the limitation of the critical width and the critical space of the designed integrated circuit layout.
- However, the aforementioned inspection typically inspects a target pattern from a 45 degree approach, such as from 0-45 degree, 45-90 degree, 90-135 degree, or 135-180 degree. The 45 degree based inspection often creates a blind spot between every 45 degree angle and limits the correction process from outputting a precise layout pattern.
- It is an objective of the present invention to provide a method for correcting layout pattern for reducing blind spot issue caused by conventional 45 degree inspection approach.
- According to a preferred embodiment of the present invention, a method for correcting layout pattern is disclosed. The method includes the steps of: providing a layout pattern having at least one segment; forming a rule-checking rectangle from the segment, wherein the rule-checking rectangle comprises at least one square; verifying whether the square of the rule-checking rectangle overlaps other layout pattern; removing the portion of other layout pattern overlapped by the square to obtain a corrected layout pattern; and outputting the corrected layout pattern to a mask.
- According to another aspect of the present invention, a method for correcting layout pattern is disclosed. The method includes the steps of: providing a layout pattern having at least one segment; forming a rule-checking rectangle from the segment, wherein the rule-checking rectangle comprises at least one square; verifying the region exceeded by the square while overlapping the layout pattern with the square; reinstating the region exceeded by the square to obtain a corrected layout pattern; and outputting the corrected layout pattern to a mask.
- According to an embodiment of the present invention, a layout pattern is disclosed. The layout pattern includes: a polygon pattern having at least one segment; and at least one notch formed in the polygon pattern, wherein at least one side of the notch is less than the length of the segment.
- These and other objectives of the present invention will no doubt become obvious to those of ordinary skill in the art after reading the following detailed description of the preferred embodiment that is illustrated in the various figures and drawings.
-
FIG. 1 is a flow chart illustrating a method of correcting a layout pattern of the present invention. -
FIG. 2 illustrates a method for performing an outward correction according to a preferred embodiment of the present invention. -
FIG. 3 illustrates a perspective view of the layout pattern obtained after an outward correction. -
FIG. 4 illustrates a method of performing an inward correction according to a preferred embodiment of the present invention. -
FIG. 5 illustrates a perspective view of the layout pattern obtained after an inward correction. - Referring to
FIG. 1 ,FIG. 1 is a flow chart illustrating a method of correcting a layout pattern of the present invention. The method of verifying a layout pattern includes following steps. First,step 10 is carried out to input a preliminary layout pattern from a computer system, in which the layout pattern includes at least a segment. The layout pattern has preferably been corrected at least once by an optical proximity correction in the aforementioned computer system or other computer systems. The optical proximity corrections are prevalent correction methods used to modify widths, line ends and corners of each segment of a layout pattern in semiconductor industry. Next,step 12 is carried out to input a process rule. The process rule includes the critical width and the critical space or other design rules, which may derivate from the integrated circuits of the line width of 65 nm, 45 nm or below. Afterwards,step 14 is carried out to select a target segment and expand a rule-checking rectangle from the target segment, and a verification is conducted through the rule-checking rectangle, as shown bystep 16. If the verification is complete, such as the process rule is satisfied,step 22 is carried out to output a verified layout pattern from the computer system. The verified layout pattern is preferably used to fabricate a mask utilized in a lithography process later on. However, if the verification fails, the computer system would provide a correcting value to perform an inward correction ofstep 18 or an outward correction ofstep 20 from the segment. Finally,step 22 is carried out to output the corrected layout patterns for fabricating desirable masks. - Referring to
FIG. 2 ,FIG. 2 illustrates a method for performing an outward correction according to a preferred embodiment of the present invention. As shown inFIG. 2 , apreliminary layout patter 32, such as a pattern being processed through optical proximity process and Boolean process is provided. For sake of brevity, only a portion of thelayout pattern 32 is shown in the figure. The aforementioned optical proximity correction is a common technique widely used in today's industries, which preferably corrects the width of each segment, end of the straight line, and various corners of a layout pattern. Thelayout pattern 32 of this embodiment is preferably a mask pattern utilized for fabricating trenches, contact vias, or polysilicon gates of a semiconductor device, and thelayout pattern 32 could be a clear tone or a dark tone region according to the demand of the process. - A
segment 34 is then selected from thelayout pattern 32, and a rule-checking rectangle 36 containing at least one square is expanded outward from thesegment 34. In this embodiment, thesegment 34 is preferably the end portion of thelayout pattern 32 adjacent to other layout pattern, and the rule-checking rectangle 36 is preferably composed of arectangle 38 and twosquares 40 formed at two ends of therectangle 38. The length of therectangle 38 is preferably equivalent to the length of thesegment 34, and the width of therectangle 38 and one sides of the square 40 is assigned as a minimum space according to a mask rule check (MRC) specification. - Next, each square 40 and
rectangle 38 within the rule-checking rectangle 36 is verified to be whether overlapping other adjacent layout pattern. In this embodiment, the square 40 on top is determined to be overlapping a portion of anadjacent layout pattern 42. As the overlapping region exceeds the minimum space defined by the mask rule check specification, this overlapping region is assigned as a minimumspace violation region 44. In order to satisfy the space specification defined, the minimumspace violation region 44 generated during outward correction must be removed before forming a desirable layout pattern. After removing this minimumspace violation region 44, a correctedlayout pattern 42 is obtained. - Similar to the outward correction of the
layout pattern 32, another outward correction could be conducted from thelayout pattern 42. As shown inFIG. 2 , asegment 46 is selected from thelayout pattern 42, and a rule-checkingrectangle 52 containing arectangle 48 and twosquares 50 is expanded outward from thesegment 46. Thesquares 50 and therectangle 48 of the rule-checkingrectangle 52 are then verified to be whether overlapping any adjacent layout pattern, and if an overlapping is confirmed, the overlapped portion of the layout pattern is assigned as the minimum space violation region. In this embodiment, thebottom square 50 is overlapping a portion of theadjacent layout pattern 32, hence the portion of thelayout pattern 32 overlapped by the square 50 is assigned as a minimumspace violation region 54. The minimumspace violation region 54 of thelayout pattern 32 is removed thereafter and a correctedpattern 32 is output to complete the outward correction process. - Despite the embodiment illustrated in
FIG. 2 involves an outward correction from thelayout pattern 32 to thelayout pattern 42 and another outward correction from thelayout pattern 42 to thelayout pattern 32, the single outward correction performed from thelayout pattern 32 to thelayout pattern 42 should already satisfy the minimum space defined by the mask rule check specification. In other words, as thesegment 46 used by thelayout pattern 42 for performing the aforementioned outward correction is thesegment 46 of thepreliminary layout pattern 42, if another outward correction is conducted from thelayout pattern 42 to thelayout pattern 32 after the outward correction performed by thelayout pattern 32 to thelayout pattern 42, the corrected layout pattern would be substantially smaller than the space defined by the mask rule specification. Therefore, the parameters of the mask rule correction specification could be adjusted before the correction to determine whether a single or multiple corrections is to be conducted. - Referring to
FIG. 3 ,FIG. 3 illustrates a perspective view of the layout pattern obtained after an outward correction. As shown inFIG. 3 , the correctedlayout pattern 32/42 is composed of primarily of a polygon pattern, in which each polygon pattern includes asegment 34′/46′ utilized for generating a rule-checking rectangle. As thelayout pattern 32/42 of this embodiment is corrected through an outward correction, a substantiallyrectangular notch 56 is preferably formed in the correctedlayout pattern 32/42 corresponding to the location of the minimumspace violation region 54/44 removed previously inFIG. 2 . In this embodiment, at least one side of the notch is less than the length of thesegment 34′46′, and the length of thesegment 34′/46′ is preferably between 60 nm to 70 nm, but not limited thereto. In the outward correction of this embodiment, a correction is preferably made from each layout pattern to other adjacent layout patterns according to a mask rule correction specification. - Referring to
FIG. 4 ,FIG. 4 illustrates a method of performing an inward correction according to a preferred embodiment of the present invention. First, alayout pattern 62 is input in a computer system, in which thelayout pattern 62 is preferably a pattern that has been processed through Boolean pre-treatment in the optical proximity correction stage. For sake of brevity, only a portion of thelayout pattern 62 is shown in theFIG. 4 . - A
segment 64 is then selected from thelayout pattern 62, and a rule-checkingrectangle 66 containing at least a square is expanded inward from thesegment 64. In this embodiment, thesegment 64 is preferably an in-corner portion of thelayout pattern 62 or a substantially narrower portion of thepattern 62, and the rule-checkingrectangle 66 is preferably composed of twosquares 68. The length of thesegment 64, such as the length of each side of the square 68 is assigned as a minimum width according to a mask rule check specification. - Next, a verification is conducted to determine whether any region is covered by the square 68 that does not belong to the
layout pattern 62 while thelayout pattern 62 is overlapped by the square 68 of the rule-checkingrectangle 66. In other words, any region exceeded by the square 68 as the square 68 overlaps thelayout pattern 62 is inspected. In thelayout pattern 62 of this embodiment, despite the major portion of the square 68 and thelayout pattern 62 overlap each other, a small region located on the top right corner of the rule-checkingrectangle 66 not belonging to thelayout pattern 62 is overlapped by the square 68. As this region covered by the square 68 surpasses the minimum width defined by the mask rule correction specification, this region is assigned as a minimumwidth violation region 70. In order to satisfy the width specification defined, the minimum width violation generated during inward correction must be reinstated before forming a desirable layout pattern. Next, the minimumwidth violation region 70 is preferably reinstated to complete the inward correction process and the corrected layout pattern is output thereafter. - Referring to
FIG. 5 ,FIG. 5 illustrates a perspective view of the layout pattern obtained after an inward correction. As shown inFIG. 5 , the correctedlayout pattern 62 is composed of a polygon pattern, in which the polygon pattern includes asegment 64 used for generating a rule-checking rectangle. As thelayout pattern 62 of this embodiment is corrected through an inward correction, ablock 72 protruding from thepreliminary layout pattern 62 corresponding to the position of the aforementioned minimum width violation region is observed. Theblock 72 is preferably rectangular, but not limited thereto. In this embodiment, at least one side of theblock 72 is less than the length of thesegment 64, and the length of thesegment 34′/46′ is preferably between 60 nm to 70 nm, but not limited thereto. In the inward correction of this embodiment, a corner of the layout pattern is preferably selected to perform a corresponding correction to another corner of the same layout pattern. For instance, as revealed inFIGS. 4-5 , an inward correction is conducted from the in-corner segment 64 of thelayout pattern 62. Similarly, a corresponding inward correction could be done from the out corner segment (adjacent to the block 72) of thelayout pattern 62 to the in-corner region, which is also within the scope of the present invention. - It should be noted even though outward correction and inward correction are discussed separately in the aforementioned embodiments, in actual practice the order and types of correction could be adjusted according to the property of the layout pattern. For instance, the present invention could conduct only the outward correction, only the inward correction, or conduct both corrections sequentially, such as performing an outward correction and then an inward correction, or performing an inward correction and then an outward correction. If only an outward correction is conducted, the final corrected layout pattern ready for output would equal to the preliminary layout pattern (one being processed through Boolean pre-treatment of OPC stage) minus the minimum space violation region; if only an inward correction is conducted, the corrected layout pattern ready for output would equal to the sum of the preliminary layout pattern (one being processed through Boolean pre-treatment of OPC stage) and the minimum width violation region; and if both corrections are conducted, the final corrected layout pattern would equal to the preliminary layout pattern minus the minimum space violation region and plus the minimum width violation region. According to another embodiment of the present invention, a reverse tone step could be carried out before the correction is conducted. For instance, if the preliminary layout pattern is a dark tone pattern, a reverse tone step preferably changes the dark tone pattern to a clear tone pattern while the surrounding clear tone pattern region is changed to dark tone pattern, thereby increasing the flexibility of the process.
- Overall, the present invention provides a method for correcting layout pattern with no blind spot. According to a preferred embodiment of the present invention, a segment is selected from a layout pattern that has been processed through optical proximity correction, and a rule-checking rectangle containing at least one square is expanded from the segment for conducting an inward correction or an outward correction. In the outward correction, the other layout pattern overlapped by the square of the rule-checking rectangle is assigned as a minimum space violation region. The minimum space violation region is preferably removed to satisfy the space defined by the mask rule correction specification. In an inward correction, the region covered by the square of the rule-checking rectangle and surpassing the preliminary layout pattern is assigned as a minimum width violation region. The minimum width violation region is reinstated to satisfy the width defined by the mask rule correction specification. The corrected layout patterns are output thereafter and the corrected layout pattern is equal to the preliminary layout pattern minus the aforementioned minimum space violation region and plus the minimum width violation. By following this approach, a no blind spot correction could be carried out to output much more precise layout pattern to a mask than the conventional 45 degree approach.
- Those skilled in the art will readily observe that numerous modifications and alterations of the device and method may be made while retaining the teachings of the invention. Accordingly, the above disclosure should be construed as limited only by the metes and bounds of the appended claims.
Claims (8)
1. A layout pattern, comprising:
a polygon pattern having at least one segment; and
at least one notch formed in the polygon pattern, wherein at least one side of the notch is less than the length of the segment.
2. The layout pattern of claim 1 , wherein the length of the segment is between 60 nm to 70 nm.
3. The layout pattern of claim 1 , wherein the notch connects the segment.
4. The layout pattern of claim 1 , wherein the notch comprises right angled segments connecting the segment.
5. The layout pattern of claim 1 , wherein the segment is modified through an optical proximity correction.
6. The layout pattern of claim 5 , wherein widths, line ends, and corners of the segment are modified through the optical proximity correction.
7. The layout pattern of claim 1 , wherein the polygon pattern is composed of multiple segments and each segment is modified by an optical proximity correction.
8. The layout pattern of claim 1 , wherein the polygon pattern is composed of multiple segments and the width of each segment is modified by an optical proximity correction.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/365,263 US20120131521A1 (en) | 2009-07-30 | 2012-02-03 | Layout pattern |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/512,034 US8146025B2 (en) | 2009-07-30 | 2009-07-30 | Method for correcting layout pattern using rule checking rectangle |
US13/365,263 US20120131521A1 (en) | 2009-07-30 | 2012-02-03 | Layout pattern |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/512,034 Division US8146025B2 (en) | 2009-07-30 | 2009-07-30 | Method for correcting layout pattern using rule checking rectangle |
Publications (1)
Publication Number | Publication Date |
---|---|
US20120131521A1 true US20120131521A1 (en) | 2012-05-24 |
Family
ID=43528182
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/512,034 Active 2030-05-18 US8146025B2 (en) | 2009-07-30 | 2009-07-30 | Method for correcting layout pattern using rule checking rectangle |
US13/365,263 Abandoned US20120131521A1 (en) | 2009-07-30 | 2012-02-03 | Layout pattern |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/512,034 Active 2030-05-18 US8146025B2 (en) | 2009-07-30 | 2009-07-30 | Method for correcting layout pattern using rule checking rectangle |
Country Status (1)
Country | Link |
---|---|
US (2) | US8146025B2 (en) |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8423923B2 (en) | 2011-07-20 | 2013-04-16 | United Microelectronics Corp. | Optical proximity correction method |
US8810785B2 (en) | 2011-08-26 | 2014-08-19 | United Microelectronics Corp. | Mask inspecting method |
US8486587B2 (en) | 2011-12-20 | 2013-07-16 | United Microelectronics Corp. | Method for correcting layout pattern and method for manufacturing photomask |
US8962221B2 (en) | 2012-05-14 | 2015-02-24 | United Microelectronics Corp. | Mask and method of forming pattern by using the same |
US8829610B2 (en) | 2012-05-15 | 2014-09-09 | United Microelectronics Corp. | Method for forming semiconductor layout patterns, semiconductor layout patterns, and semiconductor structure |
US8806391B2 (en) | 2012-07-31 | 2014-08-12 | United Microelectronics Corp. | Method of optical proximity correction according to complexity of mask pattern |
US8741507B1 (en) | 2013-01-16 | 2014-06-03 | United Microelectronics Corp. | Method for separating photomask pattern |
US8701052B1 (en) | 2013-01-23 | 2014-04-15 | United Microelectronics Corp. | Method of optical proximity correction in combination with double patterning technique |
US8627242B1 (en) | 2013-01-30 | 2014-01-07 | United Microelectronics Corp. | Method for making photomask layout |
US8661372B1 (en) | 2013-02-04 | 2014-02-25 | United Microelectronics Corp. | Optical proximity correction method |
US8898600B2 (en) * | 2013-03-15 | 2014-11-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Layout optimization for integrated design |
US9418196B2 (en) * | 2013-03-15 | 2016-08-16 | Taiwan Semiconductor Manufacturing Company, Ltd. | Layout optimization for integrated circuit design |
US8977988B2 (en) | 2013-04-09 | 2015-03-10 | United Microelectronics Corp. | Method of optical proximity correction for modifying line patterns and integrated circuits with line patterns modified by the same |
TWI575308B (en) * | 2013-05-03 | 2017-03-21 | 聯華電子股份有限公司 | Method of correcting assist features |
US9009633B2 (en) | 2013-05-06 | 2015-04-14 | United Microelectronics Corp. | Method of correcting assist feature |
US9230812B2 (en) | 2013-05-22 | 2016-01-05 | United Microelectronics Corp. | Method for forming semiconductor structure having opening |
WO2014192518A1 (en) | 2013-05-27 | 2014-12-04 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Exposure light source, mask design method and program |
US8745547B1 (en) * | 2013-07-11 | 2014-06-03 | United Microelectronics Corp. | Method for making photomask layout |
US9715568B2 (en) * | 2013-07-23 | 2017-07-25 | Liquid Design Systems Inc. | Wiring length measurement apparatus and recording media |
US8930858B1 (en) | 2013-11-27 | 2015-01-06 | United Microelectronics Corp. | Method for optical proximity correction |
US9798852B2 (en) * | 2015-06-29 | 2017-10-24 | Globalfoundries Inc. | Methods of design rule checking of circuit designs |
US10474026B2 (en) | 2016-10-27 | 2019-11-12 | United Microelectronics Corp. | Method for correcting bevel corners of a layout pattern |
CN114077159A (en) * | 2020-08-21 | 2022-02-22 | 长鑫存储技术有限公司 | Layout correction method |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030233630A1 (en) * | 2001-12-14 | 2003-12-18 | Torbjorn Sandstrom | Methods and systems for process control of corner feature embellishment |
US6721938B2 (en) * | 2001-06-08 | 2004-04-13 | Numerical Technologies, Inc. | Optical proximity correction for phase shifting photolithographic masks |
US6892368B2 (en) * | 2002-06-10 | 2005-05-10 | Sun Microsystems, Inc. | Patching technique for correction of minimum area and jog design rule violations |
US7001693B2 (en) * | 2003-02-28 | 2006-02-21 | International Business Machines Corporation | Binary OPC for assist feature layout optimization |
US7058923B2 (en) * | 1998-12-14 | 2006-06-06 | Nec Electronics Corporation | Optical proximity effect correcting method and mask data forming method in semiconductor manufacturing process, which can sufficiently correct optical proximity effect, even under various situations with regard to size and shape of design pattern, and space width and position relation between design patterns |
US20060166110A1 (en) * | 2005-01-27 | 2006-07-27 | Melvin Lawrence S Iii | Method and apparatus for improving depth of focus during optical lithography |
US7085698B2 (en) * | 2001-12-18 | 2006-08-01 | Synopsys, Inc. | Method for providing flexible and dynamic reporting capability using simulation tools |
US20070082276A1 (en) * | 2005-10-06 | 2007-04-12 | Synopsys, Inc. | Notched trim mask for phase shifting mask |
US20080138588A1 (en) * | 2006-12-06 | 2008-06-12 | Uwe Paul Schroeder | Masks and methods of manufacture thereof |
US7435513B2 (en) * | 2000-07-05 | 2008-10-14 | Synopsys, Inc. | Design and layout of phase shifting photolithographic masks |
US20090007053A1 (en) * | 2007-06-26 | 2009-01-01 | Young Mi Kim | Method of Manufacturing Mask for Semiconductor Device |
US7484189B2 (en) * | 2005-08-20 | 2009-01-27 | Qimonda Ag | Method for searching for potential faults in a layout of an integrated circuit |
US20090089736A1 (en) * | 2007-09-28 | 2009-04-02 | Synopsys, Inc. | Facilitating process model accuracy by modeling mask corner rounding effects |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5062054A (en) * | 1988-03-10 | 1991-10-29 | Matsushita Electric Industrial Co., Ltd. | Layout pattern generation and geometric processing system for LSI circuits |
US6128767A (en) | 1997-10-30 | 2000-10-03 | Chapman; David C. | Polygon representation in an integrated circuit layout |
JP2002072441A (en) | 2000-08-30 | 2002-03-12 | Mitsubishi Electric Corp | Layout pattern data correction aperture and method of manufacturing semiconductor device using the same as well as medium recorded with layout pattern data correction program |
US20040008879A1 (en) * | 2002-07-11 | 2004-01-15 | United Microelectronics Corp. | Method for detecting wafer level defect |
US6832360B2 (en) * | 2002-09-30 | 2004-12-14 | Sun Microsystems, Inc. | Pure fill via area extraction in a multi-wide object class design layout |
CN100442144C (en) * | 2003-12-19 | 2008-12-10 | 国际商业机器公司 | Differential critical dimension and overlay metrology device and measurement method |
JP2007233164A (en) * | 2006-03-02 | 2007-09-13 | Toshiba Corp | Method for making photomask |
JP2009042055A (en) * | 2007-08-08 | 2009-02-26 | Toshiba Corp | Mask flaw inspection data forming method and mask flaw inspecting method |
-
2009
- 2009-07-30 US US12/512,034 patent/US8146025B2/en active Active
-
2012
- 2012-02-03 US US13/365,263 patent/US20120131521A1/en not_active Abandoned
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7058923B2 (en) * | 1998-12-14 | 2006-06-06 | Nec Electronics Corporation | Optical proximity effect correcting method and mask data forming method in semiconductor manufacturing process, which can sufficiently correct optical proximity effect, even under various situations with regard to size and shape of design pattern, and space width and position relation between design patterns |
US7435513B2 (en) * | 2000-07-05 | 2008-10-14 | Synopsys, Inc. | Design and layout of phase shifting photolithographic masks |
US6721938B2 (en) * | 2001-06-08 | 2004-04-13 | Numerical Technologies, Inc. | Optical proximity correction for phase shifting photolithographic masks |
US20030233630A1 (en) * | 2001-12-14 | 2003-12-18 | Torbjorn Sandstrom | Methods and systems for process control of corner feature embellishment |
US7085698B2 (en) * | 2001-12-18 | 2006-08-01 | Synopsys, Inc. | Method for providing flexible and dynamic reporting capability using simulation tools |
US6892368B2 (en) * | 2002-06-10 | 2005-05-10 | Sun Microsystems, Inc. | Patching technique for correction of minimum area and jog design rule violations |
US7001693B2 (en) * | 2003-02-28 | 2006-02-21 | International Business Machines Corporation | Binary OPC for assist feature layout optimization |
US20060166110A1 (en) * | 2005-01-27 | 2006-07-27 | Melvin Lawrence S Iii | Method and apparatus for improving depth of focus during optical lithography |
US7484189B2 (en) * | 2005-08-20 | 2009-01-27 | Qimonda Ag | Method for searching for potential faults in a layout of an integrated circuit |
US20070082276A1 (en) * | 2005-10-06 | 2007-04-12 | Synopsys, Inc. | Notched trim mask for phase shifting mask |
US20080138588A1 (en) * | 2006-12-06 | 2008-06-12 | Uwe Paul Schroeder | Masks and methods of manufacture thereof |
US7648805B2 (en) * | 2006-12-06 | 2010-01-19 | International Business Machines Corporation | Masks and methods of manufacture thereof |
US20090007053A1 (en) * | 2007-06-26 | 2009-01-01 | Young Mi Kim | Method of Manufacturing Mask for Semiconductor Device |
US20090089736A1 (en) * | 2007-09-28 | 2009-04-02 | Synopsys, Inc. | Facilitating process model accuracy by modeling mask corner rounding effects |
Also Published As
Publication number | Publication date |
---|---|
US20110029939A1 (en) | 2011-02-03 |
US8146025B2 (en) | 2012-03-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8146025B2 (en) | Method for correcting layout pattern using rule checking rectangle | |
US7797656B2 (en) | Method of checking and correcting mask pattern | |
KR100826655B1 (en) | Method for correcting optical proximity effect | |
KR102185558B1 (en) | Method for optical proximity correction | |
US9009633B2 (en) | Method of correcting assist feature | |
JP3327394B2 (en) | Optical proximity correction method | |
US20080301611A1 (en) | Selective Optical Proximity Layout Design Data Correction | |
US20120244459A1 (en) | Method for evaluating overlay error and mask for the same | |
CN106338883B (en) | Optical proximity correction method | |
US8486587B2 (en) | Method for correcting layout pattern and method for manufacturing photomask | |
JP4854319B2 (en) | Verification method of optical proximity correction using layout vs layout inspection method | |
US20090119635A1 (en) | Mask pattern correction method for manufacture of semiconductor integrated circuit device | |
TWI588595B (en) | Method of optical proximity correction | |
JP2008277463A (en) | Semiconductor device manufacturing method, exposure method, pattern correcting method, and semiconductor device | |
US7544447B2 (en) | Method of forming a mask pattern for a semiconductor device | |
KR20080011497A (en) | Method of correcting a design pattern of a mask | |
US8701052B1 (en) | Method of optical proximity correction in combination with double patterning technique | |
US10474026B2 (en) | Method for correcting bevel corners of a layout pattern | |
US10126646B2 (en) | Method of calculating a shift value of a cell contact | |
TWI448916B (en) | Method for correcting layout pattern | |
JP2006337668A (en) | Method for manufacturing semiconductor device, and production program of layout pattern | |
JPH07142326A (en) | Mask overlapping method | |
TWI439802B (en) | Method and apparatus for designing fine pattern | |
US9753373B2 (en) | Lithography system and semiconductor processing process | |
US7146599B2 (en) | Method for using asymmetric OPC structures on line ends of semiconductor pattern layers |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: UNITED MICROELECTRONICS CORP., TAIWAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YANG, YU-SHIANG;HUANG, CHUN-HSIEN;REEL/FRAME:027645/0859 Effective date: 20090727 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |