US20120241945A9 - Semiconductor Device and Method of Forming Flipchip Interconnect Structure - Google Patents
Semiconductor Device and Method of Forming Flipchip Interconnect Structure Download PDFInfo
- Publication number
- US20120241945A9 US20120241945A9 US12/947,414 US94741410A US2012241945A9 US 20120241945 A9 US20120241945 A9 US 20120241945A9 US 94741410 A US94741410 A US 94741410A US 2012241945 A9 US2012241945 A9 US 2012241945A9
- Authority
- US
- United States
- Prior art keywords
- interconnect
- bump
- substrate
- semiconductor die
- sites
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/64—Manufacture or treatment of solid state devices other than semiconductor devices, or of parts thereof, not peculiar to a single device provided for in groups H01L31/00 - H10K99/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/90—Methods for connecting semiconductor or solid state bodies using means for bonding not being attached to, or not being formed on, the body surface to be connected, e.g. pressure contacts using springs or clips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05601—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/05611—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05639—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05647—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05655—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
- H01L2224/13017—Shape in side view being non uniform along the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
- H01L2224/13018—Shape in side view comprising protrusions or indentations
- H01L2224/13019—Shape in side view comprising protrusions or indentations at the bonding interface of the bump connector, i.e. on the surface of the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13109—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/13111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/1601—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/27011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/27013—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for holding or confining the layer connector, e.g. solder flow barrier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29109—Indium [In] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8112—Aligning
- H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
- H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
- H01L2224/81141—Guiding structures both on and outside the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8134—Bonding interfaces of the bump connector
- H01L2224/81345—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8138—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/81385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01049—Indium [In]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01061—Promethium [Pm]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0133—Ternary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/0665—Epoxy resin
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12041—LED
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1433—Application-specific integrated circuit [ASIC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/325—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by abutting or pinching, i.e. without alloying process; mechanical auxiliary parts therefor
Definitions
- the present invention relates in general to semiconductor devices and, more particularly, to a semiconductor device and method of forming a flipchip interconnect structure.
- Semiconductor devices are commonly found in modern electronic products. Semiconductor devices vary in the number and density of electrical components. Discrete semiconductor devices generally contain one type of electrical component, e.g., light emitting diode (LED), small signal transistor, resistor, capacitor, inductor, and power metal oxide semiconductor field effect transistor (MOSFET). Integrated semiconductor devices typically contain hundreds to millions of electrical components. Examples of integrated semiconductor devices include microcontrollers, microprocessors, charged-coupled devices (CCDs), solar cells, and digital micro-mirror devices (DMDs).
- LED light emitting diode
- MOSFET power metal oxide semiconductor field effect transistor
- Semiconductor devices perform a wide range of functions such as signal processing, high-speed calculations, transmitting and receiving electromagnetic signals, controlling electronic devices, transforming sunlight to electricity, and creating visual projections for television displays.
- Semiconductor devices are found in the fields of entertainment, communications, power conversion, networks, computers, and consumer products. Semiconductor devices are also found in military applications, aviation, automotive, industrial controllers, and office equipment.
- Semiconductor devices exploit the electrical properties of semiconductor materials.
- the atomic structure of semiconductor material allows its electrical conductivity to be manipulated by the application of an electric field or base current or through the process of doping. Doping introduces impurities into the semiconductor material to manipulate and control the conductivity of the semiconductor device.
- a semiconductor device contains active and passive electrical structures.
- Active structures including bipolar and field effect transistors, control the flow of electrical current. By varying levels of doping and application of an electric field or base current, the transistor either promotes or restricts the flow of electrical current.
- Passive structures including resistors, capacitors, and inductors, create a relationship between voltage and current necessary to perform a variety of electrical functions.
- the passive and active structures are electrically connected to form circuits, which enable the semiconductor device to perform high-speed calculations and other useful functions.
- Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer. Each die is typically identical and contains circuits formed by electrically connecting active and passive components.
- Back-end manufacturing involves singulating individual die from the finished wafer and packaging the die to provide structural support and environmental isolation.
- One goal of semiconductor manufacturing is to produce smaller semiconductor devices. Smaller devices typically consume less power, have higher performance, and can be produced more efficiently. In addition, smaller semiconductor devices have a smaller footprint, which is desirable for smaller end products.
- a smaller die size may be achieved by improvements in the front-end process resulting in die with smaller, higher density active and passive components. Back-end processes may result in semiconductor device packages with a smaller footprint by improvements in electrical interconnection and packaging materials.
- a flipchip interconnection between a semiconductor die and substrate is commonly found in an electronic package assembly.
- the interconnection bumps on the semiconductor die are metallurgically joined to pads formed over the substrate, usually by melting of the bump material using a reflow process. While the reflow of the bump material provides robust connections, it is difficult to reduce the pitch of the interconnection due to the risk of bridging, i.e., shorting between adjacent connections, during the reflow and solidification processes.
- the attachment is made using a particulate film or paste, whereby conductive particles in the paste or film together with the shrinkage force of a resin effect an electrical connection.
- the particulate film approach lends itself to reduction of interconnection pitch but suffers from limited long term reliability owing to the susceptibility of the particulate interconnection to degrade over time.
- the present invention is a method of making a semiconductor device comprising the steps of providing a semiconductor die having a plurality of bumps formed over an active surface of the semiconductor die, providing a substrate, and forming a plurality of conductive traces with interconnect sites over the substrate.
- the bumps are wider than the interconnect sites.
- the method further includes the steps of forming a masking layer over an area of the substrate away from the interconnect sites, bonding the bumps to the interconnect sites so that the bumps cover a top surface and side surfaces of the interconnect sites, and depositing an encapsulant around the bumps between the semiconductor die and substrate.
- the present invention is a method of making a semiconductor device comprising the steps of providing a semiconductor die having a plurality of interconnect structures formed over a surface of the semiconductor die, providing a substrate, forming a plurality of conductive traces with interconnect sites over the substrate, bonding the interconnect structures to the interconnect sites absent a mask opening so that the interconnect structures cover a top surface and side surfaces of the interconnect sites, and depositing an encapsulant around the interconnect structures between the semiconductor die and substrate.
- the interconnect structures are wider than the interconnect sites.
- the present invention is a method of making a semiconductor device comprising the steps of providing a semiconductor die having a plurality of interconnect structures formed over a surface of the semiconductor die, providing a substrate, forming a plurality of conductive traces with interconnect sites over the substrate, and bonding the interconnect structures to the interconnect sites absent a mask opening so that the interconnect structures cover a top surface and side surfaces of the interconnect sites.
- the interconnect sites are narrower than the interconnect structures.
- the present invention is a semiconductor device comprising a semiconductor die having a plurality of interconnect structures formed over a surface of the semiconductor die. A plurality of conductive traces with interconnect sites is formed over a substrate. The interconnect sites are narrower than the interconnect structures. The interconnect structures are bonded to the interconnect sites so that the interconnect structures cover a top surface and side surfaces of the interconnect sites. An encapsulant is deposited around the interconnect structures between the semiconductor die and substrate.
- FIG. 1 illustrates a PCB with different types of packages mounted to its surface
- FIGS. 2 a - 2 c illustrate further detail of the semiconductor packages mounted to the PCB
- FIGS. 3 a - 3 h illustrate various interconnect structures formed over a semiconductor die for bonding to conductive traces on a substrate
- FIGS. 4 a - 4 g illustrate the semiconductor die and interconnect structure bonded to the conductive traces
- FIGS. 5 a - 5 d illustrate the semiconductor die with a wedge-shaped interconnect structure bonded to the conductive traces
- FIGS. 6 a - 6 d illustrate another embodiment of the semiconductor die and interconnect structure bonded to the conductive traces
- FIGS. 7 a - 7 c illustrate stepped bump and stud bump interconnect structures bonded to the conductive traces
- FIGS. 8 a - 8 b illustrate conductive traces with conductive vias
- FIGS. 9 a - 9 c illustrate mold underfill between the semiconductor die and substrate
- FIG. 10 illustrates another mold underfill between the semiconductor die and substrate
- FIG. 11 illustrates the semiconductor die and substrate after mold underfill
- FIGS. 12 a - 12 g illustrate various arrangements of the conductive traces with open solder registration
- FIGS. 13 a - 13 b illustrate the open solder registration with patches between the conductive traces
- FIG. 14 illustrates a POP with masking layer dam to restrain the encapsulant during mold underfill.
- Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer.
- Each die on the wafer contains active and passive electrical components, which are electrically connected to form functional electrical circuits.
- Active electrical components such as transistors and diodes, have the ability to control the flow of electrical current.
- Passive electrical components such as capacitors, inductors, resistors, and transformers, create a relationship between voltage and current necessary to perform electrical circuit functions.
- Passive and active components are formed over the surface of the semiconductor wafer by a series of process steps including doping, deposition, photolithography, etching, and planarization.
- Doping introduces impurities into the semiconductor material by techniques such as ion implantation or thermal diffusion.
- the doping process modifies the electrical conductivity of semiconductor material in active devices, transforming the semiconductor material into an insulator, conductor, or dynamically changing the semiconductor material conductivity in response to an electric field or base current.
- Transistors contain regions of varying types and degrees of doping arranged as necessary to enable the transistor to promote or restrict the flow of electrical current upon the application of the electric field or base current.
- Active and passive components are formed by layers of materials with different electrical properties.
- the layers can be formed by a variety of deposition techniques determined in part by the type of material being deposited. For example, thin film deposition may involve chemical vapor deposition (CVD), physical vapor deposition (PVD), electrolytic plating, and electroless plating processes.
- CVD chemical vapor deposition
- PVD physical vapor deposition
- electrolytic plating electroless plating processes.
- Each layer is generally patterned to form portions of active components, passive components, or electrical connections between components.
- the layers can be patterned using photolithography, which involves the deposition of light sensitive material, e.g., photoresist, over the layer to be patterned.
- a pattern is transferred from a photomask to the photoresist using light.
- the portion of the photoresist pattern subjected to light is removed using a solvent, exposing portions of the underlying layer to be patterned.
- the remainder of the photoresist is removed, leaving behind a patterned layer.
- some types of materials are patterned by directly depositing the material into the areas or voids formed by a previous deposition/etch process using techniques such as electroless and electrolytic plating.
- Planarization can be used to remove material from the surface of the wafer and produce a uniformly flat surface. Planarization involves polishing the surface of the wafer with a polishing pad. An abrasive material and corrosive chemical are added to the surface of the wafer during polishing. The combined mechanical action of the abrasive and corrosive action of the chemical removes any irregular topography, resulting in a uniformly flat surface.
- Back-end manufacturing refers to cutting or singulating the finished wafer into the individual die and then packaging the die for structural support and environmental isolation.
- the wafer is scored and broken along non-functional regions of the wafer called saw streets or scribes.
- the wafer is singulated using a laser cutting tool or saw blade.
- the individual die are mounted to a package substrate that includes pins or contact pads for interconnection with other system components.
- Contact pads formed over the semiconductor die are then connected to contact pads within the package.
- the electrical connections can be made with solder bumps, stud bumps, conductive paste, or wirebonds.
- An encapsulant or other molding material is deposited over the package to provide physical support and electrical isolation.
- the finished package is then inserted into an electrical system and the functionality of the semiconductor device is made available to the other system components.
- FIG. 1 illustrates electronic device 50 having a chip carrier substrate or printed circuit board (PCB) 52 with a plurality of semiconductor packages mounted on its surface.
- Electronic device 50 may have one type of semiconductor package, or multiple types of semiconductor packages, depending on the application. The different types of semiconductor packages are shown in FIG. 1 for purposes of illustration.
- Electronic device 50 may be a stand-alone system that uses the semiconductor packages to perform one or more electrical functions.
- electronic device 50 may be a subcomponent of a larger system.
- electronic device 50 may be part of a cellular phone, personal digital assistant (PDA), digital video camera (DVC), or other electronic communication device.
- PDA personal digital assistant
- DVC digital video camera
- electronic device 50 can be a graphics card, network interface card, or other signal processing card that can be inserted into a computer.
- the semiconductor package can include microprocessors, memories, application specific integrated circuits (ASIC), logic circuits, analog circuits, RF circuits, discrete devices, or other semiconductor die or electrical components.
- ASIC application specific integrated circuits
- the miniaturization and the weight reduction are essential for these products to be accepted by the market.
- the distance between semiconductor devices must be decreased to achieve higher density.
- PCB 52 provides a general substrate for structural support and electrical interconnect of the semiconductor packages mounted on the PCB.
- Conductive signal traces 54 are formed over a surface or within layers of PCB 52 using evaporation, electrolytic plating, electroless plating, screen printing, or other suitable metal deposition process. Signal traces 54 provide for electrical communication between each of the semiconductor packages, mounted components, and other external system components. Traces 54 also provide power and ground connections to each of the semiconductor packages.
- a semiconductor device has two packaging levels.
- First level packaging is a technique for mechanically and electrically attaching the semiconductor die to an intermediate carrier.
- Second level packaging involves mechanically and electrically attaching the intermediate carrier to the PCB.
- a semiconductor device may only have the first level packaging where the die is mechanically and electrically mounted directly to the PCB.
- first level packaging including wire bond package 56 and flip chip 58
- second level packaging including ball grid array (BGA) 60 , bump chip carrier (BCC) 62 , dual in-line package (DIP) 64 , land grid array (LGA) 66 , multi-chip module (MCM) 68 , quad flat non-leaded package (QFN) 70 , and quad flat package 72 .
- BGA ball grid array
- BCC bump chip carrier
- DIP dual in-line package
- LGA land grid array
- MCM multi-chip module
- QFN quad flat non-leaded package
- quad flat package 72 quad flat package
- electronic device 50 includes a single attached semiconductor package, while other embodiments call for multiple interconnected packages.
- manufacturers can incorporate pre-made components into electronic devices and systems. Because the semiconductor packages include sophisticated functionality, electronic devices can be manufactured using cheaper components and a streamlined manufacturing process. The resulting devices are less likely to fail and less expensive to manufacture resulting in a lower cost for consumers.
- FIGS. 2 a - 2 c show exemplary semiconductor packages.
- FIG. 2 a illustrates further detail of DIP 64 mounted on PCB 52 .
- Semiconductor die 74 includes an active region containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within the die and are electrically interconnected according to the electrical design of the die.
- the circuit may include one or more transistors, diodes, inductors, capacitors, resistors, and other circuit elements formed within the active region of semiconductor die 74 .
- Contact pads 76 are one or more layers of conductive material, such as aluminum (Al), copper (Cu), tin (Sn), nickel (Ni), gold (Au), or silver (Ag), and are electrically connected to the circuit elements formed within semiconductor die 74 .
- semiconductor die 74 is mounted to an intermediate carrier 78 using a gold-silicon eutectic layer or adhesive material such as thermal epoxy or epoxy resin.
- the package body includes an insulative packaging material such as polymer or ceramic.
- Conductor leads 80 and bond wires 82 provide electrical interconnect between semiconductor die 74 and PCB 52 .
- Encapsulant 84 is deposited over the package for environmental protection by preventing moisture and particles from entering the package and contaminating die 74 or bond wires 82 .
- FIG. 2 b illustrates further detail of BCC 62 mounted on PCB 52 .
- Semiconductor die 88 is mounted over carrier 90 using an underfill or epoxy-resin adhesive material 92 .
- Bond wires 94 provide first level packaging interconnect between contact pads 96 and 98 .
- Molding compound or encapsulant 100 is deposited over semiconductor die 88 and bond wires 94 to provide physical support and electrical isolation for the device.
- Contact pads 102 are formed over a surface of PCB 52 using a suitable metal deposition process such as electrolytic plating or electroless plating to prevent oxidation.
- Contact pads 102 are electrically connected to one or more conductive signal traces 54 in PCB 52 .
- Bumps 104 are formed between contact pads 98 of BCC 62 and contact pads 102 of PCB 52 .
- semiconductor die 58 is mounted face down to intermediate carrier 106 with a flip chip style first level packaging.
- Active region 108 of semiconductor die 58 contains analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed according to the electrical design of the die.
- the circuit may include one or more transistors, diodes, inductors, capacitors, resistors, and other circuit elements within active region 108 .
- Semiconductor die 58 is electrically and mechanically connected to carrier 106 through bumps 110 .
- BGA 60 is electrically and mechanically connected to PCB 52 with a BGA style second level packaging using bumps 112 .
- Semiconductor die 58 is electrically connected to conductive signal traces 54 in PCB 52 through bumps 110 , signal lines 114 , and bumps 112 .
- a molding compound or encapsulant 116 is deposited over semiconductor die 58 and carrier 106 to provide physical support and electrical isolation for the device.
- the flip chip semiconductor device provides a short electrical conduction path from the active devices on semiconductor die 58 to conduction tracks on PCB 52 in order to reduce signal propagation distance, lower capacitance, and improve overall circuit performance.
- the semiconductor die 58 can be mechanically and electrically connected directly to PCB 52 using flip chip style first level packaging without intermediate carrier 106 .
- FIG. 3 a shows a semiconductor wafer 120 with a base substrate material 122 , such as silicon, germanium, gallium arsenide, indium phosphide, or silicon carbide, for structural support.
- a plurality of semiconductor die or components 124 is formed on wafer 120 separated by saw streets 126 as described above.
- FIG. 3 b shows a cross-sectional view of a portion of semiconductor wafer 120 .
- Each semiconductor die 124 has a back surface 128 and active surface 130 containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within the die and electrically interconnected according to the electrical design and function of the die.
- the circuit may include one or more transistors, diodes, and other circuit elements formed within active surface 130 to implement analog circuits or digital circuits, such as digital signal processor (DSP), ASIC, memory, or other signal processing circuit.
- DSP digital signal processor
- Semiconductor die 124 may also contain integrated passive devices (IPDs), such as inductors, capacitors, and resistors, for RF signal processing.
- IPDs integrated passive devices
- semiconductor die 124 is a flipchip type semiconductor die.
- An electrically conductive layer 132 is formed over active surface 130 using PVD, CVD, electrolytic plating, electroless plating process, or other suitable metal deposition process.
- Conductive layer 132 can be one or more layers of Al, Cu, Sn, Ni, Au, Ag, or other suitable electrically conductive material.
- Conductive layer 132 operates as contact pads electrically connected to the circuits on active surface 130 .
- FIG. 3 c shows a portion of semiconductor wafer 120 with an interconnect structure formed over contact pads 132 .
- An electrically conductive bump material 134 is deposited over contact pads 132 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process.
- Bump material 134 can be Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and combinations thereof, with an optional flux solution.
- bump material 134 can be eutectic Sn/Pb, high-lead solder, or lead-free solder.
- Bump material 134 is generally compliant and undergoes plastic deformation greater than about 25 micrometers (pm) under a force equivalent to a vertical load of about 250 grams.
- Bump material 134 is bonded to contact pad 132 using a suitable attachment or bonding process.
- bump material 134 can be compression bonded to contact pad 132 .
- Bump material 134 can also be reflowed by heating the material above its melting point to form spherical balls or bumps 136 , as shown in FIG. 3 d .
- bumps 136 are reflowed a second time to improve electrical contact to contact pad 132 .
- Bumps 136 represent one type of interconnect structure that can be formed over contact pad 132 .
- the interconnect structure can also use stud bump, micro bump, or other electrical interconnect.
- FIG. 3 e shows another embodiment of the interconnect structure formed over contact pads 132 as composite bumps 138 including a non-fusible or non-collapsible portion 140 and fusible or collapsible portion 142 .
- the fusible or collapsible and non-fusible or non-collapsible attributes are defined for bumps 138 with respect to reflow conditions.
- the non-fusible portion 140 can be Au, Cu, Ni, high-lead solder, or lead-tin alloy.
- the fusible portion 142 can be Sn, lead-free alloy, Sn—Ag alloy, Sn—Ag—Cu alloy, Sn—Ag-indium (In) alloy, eutectic solder, tin alloys with Ag, Cu, or Pb, or other relatively low temperature melt solder.
- the non-fusible portion 140 is about 45 ⁇ m in height and fusible portion 142 is about 35 ⁇ m in height.
- FIG. 3 f shows another embodiment of the interconnect structure formed over contact pads 132 as bump 144 over conductive pillar 146 .
- Bump 144 is fusible or collapsible and conductive pillar 146 is non-fusible or non-collapsible.
- the fusible or collapsible and non-fusible or non-collapsible attributes are defined with respect to reflow conditions.
- Bump 144 can be Sn, lead-free alloy, Sn—Ag alloy, Sn—Ag—Cu alloy, Sn—Ag—In alloy, eutectic solder, tin alloys with Ag, Cu, or Pb, or other relatively low temperature melt solder.
- Conductive pillar 146 can be Au, Cu, Ni, high-lead solder, or lead-tin alloy. In one embodiment, conductive pillar 146 is a Cu pillar and bump 144 is a solder cap. Given a contact pad 132 width or diameter of 100 ⁇ m, conductive pillar 146 is about 45 ⁇ m in height and bump 144 is about 35 ⁇ m in height.
- FIG. 3 g shows another embodiment of the interconnect structure formed over contact pads 132 as bump material 148 with asperities 150 .
- Bump material 148 is soft and deformable under reflow conditions with a low yield strength and high elongation to failure, similar to bump material 134 .
- Asperities 150 are formed with a plated surface finish and are shown exaggerated in the figures for purposes of illustration. The scale of asperities 150 is generally in the order about 1-25 ⁇ m. The asperities can also be formed on bump 136 , composite bump 138 , and bump 144 .
- semiconductor wafer 120 is singulated through saw street 126 using a saw blade or laser cutting tool 152 into individual semiconductor die 124 .
- FIG. 4 a shows a substrate or PCB 154 with conductive trace 156 .
- Substrate 154 can be a single-sided FR5 laminate or 2-sided BT-resin laminate.
- Semiconductor die 124 is positioned so that bump material 134 is aligned with an interconnect site on conductive trace 156 , see FIGS. 12 a - 12 g .
- bump material 134 can be aligned with a conductive pad or other interconnect site formed on substrate 154 .
- Bump material 134 is wider than conductive trace 156 .
- bump material 134 has a width of 80 ⁇ m and conductive trace or pad 156 has a width of 35 ⁇ m for a bump pitch of 150 ⁇ m.
- a pressure or force F is applied to back surface 128 of semiconductor die 124 to press bump material 134 onto conductive trace 156 .
- the force F can be applied with an elevated temperature. Due to the compliant nature of bump material 134 , the bump material deforms or extrudes around the top surface and side surfaces of conductive trace 156 , referred to as bump-on-lead (BOL).
- BOL bump-on-lead
- the application of pressure causes bump material 134 to undergo a plastic deformation greater than about 25 ⁇ m under force F equivalent to a vertical load of about 250 grams and cover the top surface and side surfaces of the conductive trace, as shown in FIG. 4 b .
- Bump material 134 can also be metallurgically connected to conductive trace 156 by bringing the bump material in physical contact with the conductive trace and then reflowing the bump material under a reflow temperature.
- the conductive trace pitch can be reduced to increase routing density and I/O count.
- the narrower conductive trace 156 reduces the force F needed to deform bump material 134 around the conductive trace.
- the requisite force F may be 30-50% of the force needed to deform bump material against a conductive trace or pad that is wider than the bump material.
- the lower compressive force F is useful for fine pitch interconnect and small die to maintain coplanarity with a specified tolerance and achieve uniform z-direction deformation and high reliability interconnect union.
- deforming bump material 134 around conductive trace 156 mechanically locks the bump to the trace to prevent die shifting or die floating during reflow.
- FIG. 4 c shows bump 136 formed over contact pad 132 of semiconductor die 124 .
- Semiconductor die 124 is positioned so that bump 136 is aligned with an interconnect site on conductive trace 156 .
- bump 136 can be aligned with a conductive pad or other interconnect site formed on substrate 154 .
- Bump 136 is wider than conductive trace 156 .
- a pressure or force F is applied to back surface 128 of semiconductor die 124 to press bump 136 onto conductive trace 156 .
- the force F can be applied with an elevated temperature. Due to the compliant nature of bump 136 , the bump deforms or extrudes around the top surface and side surfaces of conductive trace 156 .
- bump material 136 undergoes a plastic deformation and cover the top surface and side surfaces of conductive trace 156 .
- Bump 136 can also be metallurgically connected to conductive trace 156 by bringing the bump in physical contact with the conductive trace under reflow temperature.
- the conductive trace pitch can be reduced to increase routing density and I/O count.
- the narrower conductive trace 156 reduces the force F needed to deform bump 136 around the conductive trace.
- the requisite force F may be 30-50% of the force needed to deform a bump against a conductive trace or pad that is wider than the bump.
- the lower compressive force F is useful for fine pitch interconnect and small die to maintain coplanarity within a specified tolerance and achieve uniform z-direction deformation and high reliability interconnect union.
- deforming bump 136 around conductive trace 156 mechanically locks the bump to the trace to prevent die shifting or die floating during reflow.
- FIG. 4 d shows composite bump 138 formed over contact pad 132 of semiconductor die 124 .
- Semiconductor die 124 is positioned so that composite bump 138 is aligned with an interconnect site on conductive trace 156 .
- composite bump 138 can be aligned with a conductive pad or other interconnect site formed on substrate 154 .
- Composite bump 138 is wider than conductive trace 156 .
- a pressure or force F is applied to back surface 128 of semiconductor die 124 to press fusible portion 142 onto conductive trace 156 .
- the force F can be applied with an elevated temperature. Due to the compliant nature of fusible portion 142 , the fusible portion deforms or extrudes around the top surface and side surfaces of conductive trace 156 .
- the application of pressure causes fusible portion 142 to undergo a plastic deformation and cover the top surface and side surfaces of conductive trace 156 .
- Composite bump 138 can also be metallurgically connected to conductive trace 156 by bringing fusible portion 142 in physical contact with the conductive trace under reflow temperature.
- the non-fusible portion 140 does not melt or deform during the application of pressure or temperature and retains its height and shape as a vertical standoff between semiconductor die 124 and substrate 154 .
- the additional displacement between semiconductor die 124 and substrate 154 provides greater coplanarity tolerance between the mating surfaces.
- a large number (e.g., thousands) of composite bumps 138 on semiconductor die 124 are attached to interconnect sites on conductive trace 156 of substrate 154 . Some of the bumps 138 may fail to properly connect to conductive trace 156 , particularly if die 124 is warped. Recall that composite bump 138 is wider than conductive trace 156 . With a proper force applied, the fusible portion 142 deforms or extrudes around the top surface and side surfaces of conductive trace 156 and mechanically locks composite bump 138 to the conductive trace.
- the mechanical interlock is formed by nature of the fusible portion 142 being softer and more compliant than conductive trace 156 and therefore deforming over the top surface and around the side surfaces of the conductive trace for greater contact surface area.
- the mechanical interlock between composite bump 138 and conductive trace 156 holds the bump to the conductive trace during reflow, i.e., the bump and conductive trace do not lose contact. Accordingly, composite bump 138 mating to conductive trace 156 reduces bump interconnect failures.
- FIG. 4 e shows conductive pillar 146 and bump 144 formed over contact pad 132 of semiconductor die 124 .
- Semiconductor die 124 is positioned so that bump 144 is aligned with an interconnect site on conductive trace 156 .
- bump 144 can be aligned with a conductive pad or other interconnect site formed on substrate 154 .
- Bump 144 is wider than conductive trace 156 .
- a pressure or force F is applied to back surface 128 of semiconductor die 124 to press bump 144 onto conductive trace 156 .
- the force F can be applied with an elevated temperature. Due to the compliant nature of bump 144 , the bump deforms or extrudes around the top surface and side surfaces of conductive trace 156 .
- the application of pressure causes bump 144 to undergo a plastic deformation and cover the top surface and side surfaces of conductive trace 156 .
- Conductive pillar 146 and bump 144 can also be metallurgically connected to conductive trace 156 by bringing the bump in physical contact with the conductive trace under reflow temperature.
- Conductive pillar 146 does not melt or deform during the application of pressure or temperature and retains its height and shape as a vertical standoff between semiconductor die 124 and substrate 154 .
- the additional displacement between semiconductor die 124 and substrate 154 provides greater coplanarity tolerance between the mating surfaces.
- the wider bump 144 and narrower conductive trace 156 have similar low requisite compressive force and mechanical locking features and advantages described above for bump material 134 and bump 136 .
- FIG. 4 f shows bump material 148 with asperities 150 formed over contact pad 132 of semiconductor die 124 .
- Semiconductor die 124 is positioned so that bump material 148 is aligned with an interconnect site on conductive trace 156 .
- bump material 148 can be aligned with a conductive pad or other interconnect site formed on substrate 154 .
- Bump material 148 is wider than conductive trace 156 .
- a pressure or force F is applied to back surface 128 of semiconductor die 124 to press bump material 148 onto conductive trace 156 .
- the force F can be applied with an elevated temperature. Due to the compliant nature of bump material 148 , the bump deforms or extrudes around the top surface and side surfaces of conductive trace 156 .
- asperities 150 are metallurgically connected to conductive trace 156 . Asperities 150 are sized on the order about 1-25 ⁇ m.
- FIG. 4 g shows a substrate or PCB 158 with trapezoidal conductive trace 160 having angled or sloped sides.
- Bump material 161 is formed over contact pad 132 of semiconductor die 124 .
- Semiconductor die 124 is positioned so that bump material 161 is aligned with an interconnect site on conductive trace 160 .
- bump material 161 can be aligned with a conductive pad or other interconnect site formed on substrate 158 .
- Bump material 161 is wider than conductive trace 160 .
- a pressure or force F is applied to back surface 128 of semiconductor die 124 to press bump material 161 onto conductive trace 160 .
- the force F can be applied with an elevated temperature.
- bump material 161 Due to the compliant nature of bump material 161 , the bump material deforms or extrudes around the top surface and side surfaces conductive trace 160 . In particular, the application of pressure causes bump material 161 to undergo a plastic deformation under force F to cover the top surface and the angled side surfaces of conductive trace 160 . Bump material 161 can also be metallurgically connected to conductive trace 160 by bringing the bump material in physical contact with the conductive trace and then reflowing the bump material under a reflow temperature.
- FIGS. 5 a - 5 d show a BOL embodiment of semiconductor die 124 and elongated composite bump 162 having a non-fusible or non-collapsible portion 164 and fusible or collapsible portion 166 .
- the non-fusible portion 164 can be Au, Cu, Ni, high-lead solder, or lead-tin alloy.
- the fusible portion 166 can be Sn, lead-free alloy, Sn—Ag alloy, Sn—Ag—Cu alloy, Sn—Ag—In alloy, eutectic solder, tin alloys with Ag, Cu, or Pb, or other relatively low temperature melt solder.
- the non-fusible portion 164 makes up a larger part of composite bump 162 than the fusible portion 166 .
- the non-fusible portion 164 is fixed to contact pad 132 of semiconductor die 124 .
- Semiconductor die 124 is positioned so that composite bump 162 is aligned with an interconnect site on conductive trace 168 formed on substrate 170 , as shown in FIG. 5 a .
- Composite bump 162 is tapered along conductive trace 168 , i.e., the composite bump has a wedge shape, longer along a length of conductive trace 168 and narrower across the conductive trace.
- the tapered aspect of composite bump 162 occurs along the length of conductive trace 168 .
- the view in FIG. 5 a shows the shorter aspect or narrowing taper co-linear with conductive trace 168 .
- the view in FIG. 5 b normal to FIG. 5 a , shows the longer aspect of the wedge-shaped composite bump 162 .
- the shorter aspect of composite bump 162 is wider than conductive trace 168 .
- the fusible portion 166 collapses around conductive trace 168 upon application of pressure and/or reflow with heat, as shown in FIGS. 5 c and 5 d .
- the non-fusible portion 164 does not melt or deform during reflow and retains its form and shape.
- the non-fusible portion 164 can be dimensioned to provide a standoff distance between semiconductor die 124 and substrate 170 .
- a finish such as Cu OSP can be applied to substrate 170 .
- a large number (e.g., thousands) of composite bumps 162 on semiconductor die 124 are attached to interconnect sites on conductive trace 168 of substrate 170 . Some of the bumps 162 may fail to properly connect to conductive trace 168 , particularly if semiconductor die 124 is warped. Recall that composite bump 162 is wider than conductive trace 168 . With a proper force applied, the fusible portion 166 deforms or extrudes around the top surface and side surfaces of conductive trace 168 and mechanically locks composite bump 162 to the conductive trace.
- the mechanical interlock is formed by nature of the fusible portion 166 being softer and more compliant than conductive trace 168 and therefore deforming around the top surface and side surfaces of the conductive trace for greater contact area.
- the wedge-shape of composite bump 162 increases contact area between the bump and conductive trace, e.g., along the longer aspect of FIGS. 5 b and 5 d , without sacrificing pitch along the shorter aspect of FIGS. 5 a and 5 c .
- the mechanical interlock between composite bump 162 and conductive trace 168 holds the bump to the conductive trace during reflow, i.e., the bump and conductive trace do not lose contact. Accordingly, composite bump 162 mating to conductive trace 168 reduces bump interconnect failures.
- FIGS. 6 a - 6 d show a BOL embodiment of semiconductor die 124 with bump material 174 formed over contact pads 132 , similar to FIG. 3 c .
- Bump material 174 is generally compliant and undergoes plastic deformation greater than about 25 ⁇ m under a force equivalent to a vertical load of about 250 grams.
- Bump material 174 is wider than conductive trace 176 on substrate 178 .
- a plurality of asperities 180 is formed on conductive trace 176 with a height on the order about 1-25 ⁇ m.
- semiconductor die 124 is positioned so that bump material 174 is aligned with an interconnect site on conductive trace 176 .
- bump material 174 can be aligned with a conductive pad or other interconnect site formed on substrate 178 .
- a pressure or force F is applied to back surface 128 of semiconductor die 124 to press bump material 174 onto conductive trace 176 and asperities 180 , as shown in FIG. 6 b .
- the force F can be applied with an elevated temperature. Due to the compliant nature of bump material 174 , the bump material deforms or extrudes around the top surface and side surfaces of conductive trace 176 and asperities 180 .
- the application of pressure causes bump material 174 to undergo a plastic deformation and cover the top surface and side surfaces of conductive trace 176 and asperities 180 .
- the plastic flow of bump material 174 creates macroscopic mechanical interlocking points between the bump material and the top surface and side surfaces of conductive trace 176 and asperities 180 .
- the plastic flow of bump material 174 occurs around the top surface and side surfaces of conductive 176 and asperities 180 , but does not extend excessively onto substrate 178 , which could cause electrical shorting and other defects.
- the mechanical interlock between the bump material and the top surface and side surfaces of conductive trace 176 and asperities 180 provides a robust connection with greater contact area between the respective surfaces, without significantly increasing the bonding force.
- the mechanical interlock between the bump material and the top surface and side surfaces of conductive trace 176 and asperities 180 also reduces lateral die shifting during subsequent manufacturing processes, such as encapsulation.
- FIG. 6 c shows another BOL embodiment with bump material 174 narrower than conductive trace 176 .
- a pressure or force F is applied to back surface 128 of semiconductor die 124 to press bump material 174 onto conductive trace 176 and asperities 180 .
- the force F can be applied with an elevated temperature. Due to the compliant nature of bump material 174 , the bump material deforms or extrudes over the top surface of conductive trace 176 and asperities 180 . In particular, the application of pressure causes bump material 174 to undergo a plastic deformation and cover the top surface of conductive trace 176 and asperities 180 . The plastic flow of bump material 174 creates macroscopic mechanical interlocking points between the bump material and the top surface of conductive trace 176 and asperities 180 .
- the mechanical interlock between the bump material and the top surface of conductive trace 176 and asperities 180 provides a robust connection with greater contact area between the respective surfaces, without significantly increasing the bonding force.
- the mechanical interlock between the bump material and the top surface of conductive trace 176 and asperities 180 also reduces lateral die shifting during subsequent manufacturing processes, such as encapsulation.
- FIG. 6 d shows another BOL embodiment with bump material 174 formed over an edge of conductive trace 176 , i.e., part of the bump material is over the conductive trace and part of the bump material is not over the conductive trace.
- a pressure or force F is applied to back surface 128 of semiconductor die 124 to press bump material 174 onto conductive trace 176 and asperities 180 .
- the force F can be applied with an elevated temperature. Due to the compliant nature of bump material 174 , the bump material deforms or extrudes over the top surface and side surfaces of conductive trace 176 and asperities 180 . In particular, the application of pressure causes bump material 174 to undergo a plastic deformation and cover the top surface and side surfaces of conductive trace 176 and asperities 180 .
- the plastic flow of bump material 174 creates macroscopic mechanical interlocking between the bump material and the top surface and side surfaces of conductive trace 176 and asperities 180 .
- the mechanical interlock between the bump material and the top surface and side surfaces of conductive trace 176 and asperities 180 provides a robust connection with greater contact area between the respective surfaces, without significantly increasing the bonding force.
- the mechanical interlock between the bump material and the top surface and side surfaces of conductive trace 176 and asperities 180 also reduces lateral die shifting during subsequent manufacturing processes, such as encapsulation.
- FIGS. 7 a - 7 c show a BOL embodiment of semiconductor die 124 with bump material 184 formed over contact pads 132 , similar to FIG. 3 c .
- a tip 186 extends from the body of bump material 184 as a stepped bump with tip 186 narrower than the body of bump material 184 , as shown in FIG. 7 a .
- Semiconductor die 124 is positioned so that bump material 184 is aligned with an interconnect site on conductive trace 188 on substrate 190 . More specifically, tip 186 is centered over an interconnect site on conductive trace 188 .
- bump material 184 and tip 186 can be aligned with a conductive pad or other interconnect site formed on substrate 190 .
- Bump material 184 is wider than conductive trace 188 on substrate 190 .
- Conductive trace 188 is generally compliant and undergoes plastic deformation greater than about 25 ⁇ m under a force equivalent to a vertical load of about 250 grams.
- a pressure or force F is applied to back surface 128 of semiconductor die 124 to press tip 184 onto conductive trace 188 .
- the force F can be applied with an elevated temperature. Due to the compliant nature of conductive trace 188 , the conductive trace deforms around tip 186 , as shown in FIG. 7 b . In particular, the application of pressure causes conductive trace 188 to undergo a plastic deformation and cover the top surface and side surfaces of tip 186 .
- FIG. 7 c shows another BOL embodiment with rounded bump material 194 formed over contact pads 132 .
- a tip 196 extends from the body of bump material 194 to form a stud bump with the tip narrower than the body of bump material 194 .
- Semiconductor die 124 is positioned so that bump material 194 is aligned with an interconnect site on conductive trace 198 on substrate 200 . More specifically, tip 196 is centered over an interconnect site on conductive trace 198 .
- bump material 194 and tip 196 can be aligned with a conductive pad or other interconnect site formed on substrate 200 . Bump material 194 is wider than conductive trace 198 on substrate 200 .
- Conductive trace 198 is generally compliant and undergoes plastic deformation greater than about 25 ⁇ m under a force equivalent to a vertical load of about 250 grams.
- a pressure or force F is applied to back surface 128 of semiconductor die 124 to press tip 196 onto conductive trace 198 .
- the force F can be applied with an elevated temperature. Due to the compliant nature of conductive trace 198 , the conductive trace deforms around tip 196 . In particular, the application of pressure causes conductive trace 198 to undergo a plastic deformation and cover the top surface and side surfaces of tip 196 .
- the conductive traces described in FIGS. 4 a - 4 g , 5 a - 5 d , and 6 a - 6 d can also be compliant material as described in FIGS. 7 a - 7 c.
- FIGS. 8 a - 8 b show a BOL embodiment of semiconductor die 124 with bump material 204 formed over contact pads 132 , similar to FIG. 3 c .
- Bump material 204 is generally compliant and undergoes plastic deformation greater than about 25 ⁇ m under a force equivalent to a vertical load of about 250 grams.
- Bump material 204 is wider than conductive trace 206 on substrate 208 .
- a conductive via 210 is formed through conductive trace 206 with an opening 212 and conductive sidewalls 214 , as shown in FIG. 8 a.
- Semiconductor die 124 is positioned so that bump material 204 is aligned with an interconnect site on conductive trace 206 , see FIGS. 12 a - 12 g .
- bump material 204 can be aligned with a conductive pad or other interconnect site formed on substrate 208 .
- a pressure or force F is applied to back surface 128 of semiconductor die 124 to press bump material 204 onto conductive trace 206 and into opening 212 of conductive via 210.
- the force F can be applied with an elevated temperature. Due to the compliant nature of bump material 204 , the bump material deforms or extrudes around the top surface and side surfaces of conductive trace 176 and into opening 212 of conductive vias 210 , as shown in FIG. 8 b .
- the application of pressure causes bump material 204 to undergo a plastic deformation and cover the top surface and side surfaces of conductive trace 206 and into opening 212 of conductive via 210.
- Bump material 204 is thus electrically connected to conductive trace 206 and conductive sidewalls 214 for z-direction vertical interconnect through substrate 208 .
- the plastic flow of bump material 204 creates a mechanical interlock between the bump material and the top surface and side surfaces of conductive trace 206 and opening 212 of conductive via 210.
- the mechanical interlock between the bump material and the top surface and side surfaces of conductive trace 206 and opening 212 of conductive via 210 provides a robust connection with greater contact area between the respective surfaces, without significantly increasing the bonding force.
- the mechanical interlock between the bump material and the top surface and side surfaces of conductive trace 206 and opening 212 of conductive via 210 also reduces lateral die shifting during subsequent manufacturing processes, such as encapsulation. Since conductive via 210 is formed within the interconnect site with bump material 204 , the total substrate interconnect area is reduced.
- the conductive trace pitch can be reduced to increase routing density and I/O count.
- the narrower conductive trace reduces the force F needed to deform the interconnect structure around the conductive trace.
- the requisite force F may be 30-50% of the force needed to deform a bump against a conductive trace or pad that is wider than the bump.
- the lower compressive force F is useful for fine pitch interconnect and small die to maintain coplanarity within a specified tolerance and achieve uniform z-direction deformation and high reliability interconnect union.
- deforming the interconnect structure around the conductive trace mechanically locks the bump to the trace to prevent die shifting or die floating during reflow.
- FIGS. 9 a - 9 c show a mold underfill (MUF) process to deposit encapsulant around the bumps between the semiconductor die and substrate.
- FIG. 9 a shows semiconductor die 124 mounted to substrate 154 using bump material 134 from FIG. 4 b and placed between upper mold support 216 and lower mold support 218 of chase mold 220 .
- the other semiconductor die and substrate combinations from FIGS. 4 a - 4 g , 5 a - 5 d , 6 a - 6 d , 7 a - 7 c , and 8 a - 8 b can be placed between upper mold support 216 and lower mold support 218 of chase mold 220 .
- the upper mold support 216 includes compressible releasing film 222 .
- upper mold support 216 and lower mold support 218 are brought together to enclose semiconductor die 124 and substrate 154 with an open space over the substrate and between the semiconductor die and substrate.
- Compressible releasing film 222 conforms to back surface 128 and side surfaces of semiconductor die 124 to block formation of encapsulant on these surfaces.
- An encapsulant 224 in a liquid state is injected into one side of chase mold 220 with nozzle 226 while an optional vacuum assist 228 draws pressure from the opposite side to uniformly fill the open space over substrate 154 and the open space between semiconductor die 124 and substrate 154 with the encapsulant.
- Encapsulant 224 can be polymer composite material, such as epoxy resin with filler, epoxy acrylate with filler, or polymer with proper filler.
- Encapsulant 224 is non-conductive and environmentally protects the semiconductor device from external elements and contaminants. Compressible material 222 prevents encapsulant 224 from flowing over back surface 128 and around the side surfaces of semiconductor die 124 . Encapsulant 224 is cured. The back surface 128 and side surfaces of semiconductor die 124 remain exposed from encapsulant 224 .
- FIG. 9 c shows an embodiment of MUF and mold overfill (MOF) without compressible material 222 .
- Semiconductor die 124 and substrate 154 are placed between upper mold support 216 and lower mold support 218 of chase mold 220 .
- the upper mold support 216 and lower mold support 218 are brought together to enclose semiconductor die 124 and substrate 154 with an open space over the substrate, around the semiconductor die, and between the semiconductor die and substrate.
- Encapsulant 224 in a liquid state is injected into one side of chase mold 220 with nozzle 226 while an optional vacuum assist 228 draws pressure from the opposite side to uniformly fill the open space around semiconductor die 124 and over substrate 154 and the open space between semiconductor die 124 and substrate 154 with the encapsulant.
- Encapsulant 224 is cured.
- the nozzle can also be placed in a central region of the chase mold or strip of die to distribute the encapsulant outward to the edges of the semiconductor die and substrate.
- FIG. 10 shows another embodiment of depositing encapsulant around semiconductor die 124 and in the gap between semiconductor die 124 and substrate 154 .
- Semiconductor die 124 and substrate 154 are enclosed by dam 230 .
- Encapsulant 232 is dispensed from nozzles 234 in a liquid state into dam 230 to fill the open space over substrate 154 and the open space between semiconductor die 124 and substrate 154 .
- the volume of encapsulant 232 dispensed from nozzles 234 is controlled to fill dam 230 without covering back surface 128 or the side surfaces of semiconductor die 124 .
- Encapsulant 232 is cured.
- FIG. 11 shows semiconductor die 124 and substrate 154 after the MUF process from FIGS. 9 a , 9 c , and 10 .
- Encapsulant 224 is uniformly distributed over substrate 154 and around bump material 134 between semiconductor die 124 and substrate 154 .
- FIGS. 12 a - 12 g show top views of various conductive trace layouts on substrate or PCB 240 .
- conductive trace 242 is a straight conductor with integrated bump pad or interconnect site 244 formed on substrate 240 .
- the sides of substrate bump pad 244 can be co-linear with conductive trace 242 .
- a solder registration opening SRO
- SRO solder registration opening
- masking layer 246 can be formed over a portion of substrate 240 ; however, the masking layer is not formed around substrate bump pad 244 of conductive trace 242 . That is, the portion of conductive trace 242 designed to mate with the bump material is devoid of any SRO of masking layer 246 that would have been used for bump containment during reflow.
- Bump material 134 is electrically and metallurgically connected to substrate bump pads 244 by bringing the bump material in physical contact with the bump pad and then reflowing the bump material under a reflow temperature.
- an electrically conductive bump material is deposited over substrate bump pad 244 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process.
- the bump material can be Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and combinations thereof, with an optional flux solution.
- the bump material can be eutectic Sn/Pb, high-lead solder, or lead-free solder.
- the bump material is bonded to substrate bump pad 244 using a suitable attachment or bonding process.
- the bump material is reflowed by heating the material above its melting point to form bump or interconnect 248 , as shown in FIG. 12 b .
- bump 248 is reflowed a second time to improve electrical contact to substrate bump pad 244 .
- the bump material around the narrow substrate bump pad 244 maintains die placement during reflow.
- escape pitch of conductive traces 242 In high routing density applications, it is desirable to minimize escape pitch of conductive traces 242 .
- the escape pitch between conductive traces 242 can be reduced by eliminating the masking layer for the purpose of reflow containment, i.e., by reflowing the bump material without a masking layer. Since no SRO is formed around die bump pads 132 or substrate bump pad 244 , conductive traces 242 can be formed with a finer pitch, i.e., conductive trace 242 can be disposed closer together or to nearby structures.
- the minimum escape pitch of conductive trace 242 is 125 ⁇ m.
- the wetting and surface tension causes the bump material to maintain self-confinement and be retained within the space between die bump pad 132 and substrate bump pad 244 and portion of substrate 240 immediately adjacent to conductive trace 242 substantially within the footprint of the bump pads.
- the bump material can be immersed in a flux solution prior to placement on die bump pad 132 or substrate bump pad 244 to selectively render the region contacted by the bump material more wettable than the surrounding area of conductive traces 242 .
- the molten bump material remains confined substantially within the area defined by the bump pads due to the wettable properties of the flux solution.
- the bump material does not run-out to the less wettable areas.
- a thin oxide layer or other insulating layer can be formed over areas where bump material is not intended to make the area less wettable.
- masking layer 240 is not needed around die bump pad 132 or substrate bump pad 244 .
- FIG. 12 c shows another embodiment of parallel conductive traces 252 as a straight conductor with integrated rectangular bump pad or interconnect site 254 formed on substrate 250 .
- substrate bump pad 254 is wider than conductive trace 242 , but less than the width of the mating bump.
- the sides of substrate bump pad 254 can be parallel to conductive trace 252 .
- Masking layer 256 can be formed over a portion of substrate 250 ; however, the masking layer is not formed around substrate bump pad 254 of conductive trace 252 . That is, the portion of conductive trace 252 designed to mate with the bump material is devoid of any SRO of masking layer 256 that would have been used for bump containment during reflow.
- FIG. 12 d shows another embodiment of conductive traces 260 and 262 arranged in an array of multiple rows with offset integrated bump pad or interconnect site 264 formed on substrate 266 for maximum interconnect density and capacity.
- Alternate conductive traces 260 and 262 include an elbow for routing to bump pads 264 .
- the sides of each substrate bump pad 264 is co-linear with conductive traces 260 and 262 .
- Masking layer 268 can be formed over a portion of substrate 266 ; however, masking layer 268 is not formed around substrate bump pad 264 of conductive traces 260 and 262 . That is, the portion of conductive trace 260 and 262 designed to mate with the bump material is devoid of any SRO of masking layer 268 that would have been used for bump containment during reflow.
- FIG. 12 e shows another embodiment of conductive traces 270 and 272 arranged in an array of multiple rows with offset integrated bump pad or interconnect site 274 formed on substrate 276 for maximum interconnect density and capacity.
- Alternate conductive traces 270 and 272 include an elbow for routing to bump pads 274 .
- substrate bump pad 274 is rounded and wider than conductive traces 270 and 272 , but less than the width of the mating interconnect bump material.
- Masking layer 278 can be formed over a portion of substrate 276 ; however, masking layer 278 is not formed around substrate bump pad 274 of conductive traces 270 and 272 . That is, the portion of conductive trace 270 and 272 designed to mate with the bump material is devoid of any SRO of masking layer 278 that would have been used for bump containment during reflow.
- FIG. 12 f shows another embodiment of conductive traces 280 and 282 arranged in an array of multiple rows with offset integrated bump pad or interconnect site 284 formed on substrate 286 for maximum interconnect density and capacity.
- Alternate conductive traces 280 and 282 include an elbow for routing to bump pads 284 .
- substrate bump pad 254 is rectangular and wider than conductive traces 280 and 282 , but less than the width of the mating interconnect bump material.
- Masking layer 288 can be formed over a portion of substrate 286 ; however, masking layer 288 is not formed around substrate bump pad 284 of conductive traces 280 and 282 . That is, the portion of conductive trace 280 and 282 designed to mate with the bump material is devoid of any SRO of masking layer 288 that would have been used for bump containment during reflow.
- semiconductor die 124 is placed over substrate 266 and bump material 134 is aligned with substrate bump pads 264 from FIG. 12 d .
- Bump material 134 is electrically and metallurgically connected to substrate bump pad 264 by pressing the bump material or by bringing the bump material in physical contact with the bump pad and then reflowing the bump material under a reflow temperature, as described for FIGS. 4 a - 4 g , 5 a - 5 d , 6 a - 6 d , 7 a - 7 c , and 8 a - 8 b.
- an electrically conductive bump material is deposited over substrate bump pad 264 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process.
- the bump material can be Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and combinations thereof, with an optional flux solution.
- the bump material can be eutectic Sn/Pb, high-lead solder, or lead-free solder.
- the bump material is bonded to substrate bump pad 264 using a suitable attachment or bonding process.
- the bump material is reflowed by heating the material above its melting point to form bump or interconnect 290 , as shown in FIG. 12 g .
- bump 290 is reflowed a second time to improve electrical contact to substrate bump pad 264 .
- the bump material around the narrow substrate bump pad 264 maintains die placement during reflow.
- Bump material 134 or bumps 290 can also be formed on substrate bump pad configurations of FIGS. 12 a - 12 g.
- conductive traces 260 and 262 In high routing density applications, it is desirable to minimize escape pitch of conductive traces 260 and 262 or other conductive trace configurations of FIGS. 12 a - 12 g .
- the escape pitch between conductive traces 260 and 262 can be reduced by eliminating the masking layer for the purpose of reflow containment, i.e., by reflowing the bump material without a masking layer. Since no SRO is formed around die bump pad 132 or substrate bump pad 264 , conductive traces 260 and 262 can be formed with a finer pitch, i.e., conductive traces 260 and 262 can be disposed closer together or to nearby structures.
- D the base diameter of bump 290
- PLT die placement tolerance
- W the width of conductive traces 260 and 262 .
- the minimum escape pitch of conductive traces 260 and 262 is 125 ⁇ m.
- the wetting and surface tension causes the bump material to maintain self-confinement and be retained within the space between die bump pad 132 and substrate bump pad 264 and portion of substrate 266 immediately adjacent to conductive traces 260 and 262 substantially within the footprint of the bump pads.
- the bump material can be immersed in a flux solution prior to placement on die bump pad 132 or substrate bump pad 264 to selectively render the region contacted by the bump material more wettable than the surrounding area of conductive traces 260 and 262 .
- the molten bump material remains confined substantially within the area defined by the bump pads due to the wettable properties of the flux solution.
- the bump material does not run-out to the less wettable areas.
- a thin oxide layer or other insulating layer can be formed over areas where bump material is not intended to make the area less wettable.
- masking layer 268 is not needed around die bump pad 132 or substrate bump pad 264 .
- masking layer 292 is deposited over a portion of conductive traces 294 and 296 .
- masking layer 292 is not formed over integrated bump pads 298 . Consequently, there is no SRO for each bump pad 298 on substrate 300 .
- a non-wettable masking patch 302 is formed on substrate 300 interstitially within the array of integrated bump pads 298 , i.e., between adjacent bump pads.
- the masking patch 302 can also be formed on semiconductor die 124 interstitially within the array of die bump pads 132 . More generally, the masking patch is formed in close proximity to the integrated bump pads in any arrangement to prevent run-out to less wettable areas.
- Bump material 134 is electrically and metallurgically connected to substrate bump pad 298 by pressing the bump material or by bringing the bump material in physical contact with the bump pad and then reflowing the bump material under a reflow temperature, as described for FIGS. 4 a - 4 g , 5 a - 5 d , 6 a - 6 d , 7 a - 7 c , and 8 a - 8 b.
- an electrically conductive bump material is deposited over die integrated bump pads 298 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process.
- the bump material can be Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and combinations thereof, with an optional flux solution.
- the bump material can be eutectic Sn/Pb, high-lead solder, or lead-free solder.
- the bump material is bonded to integrated bump pads 298 using a suitable attachment or bonding process. In one embodiment, the bump material is reflowed by heating the material above its melting point to form spherical balls or bumps 304 .
- bumps 304 are reflowed a second time to improve electrical contact to integrated bump pads 298 .
- the bumps can also be compression bonded to integrated bump pads 298 .
- Bumps 304 represent one type of interconnect structure that can be formed over integrated bump pads 298 .
- the interconnect structure can also use stud bump, micro bump, or other electrical interconnect.
- the bump material is reflowed without a masking layer around integrated bump pads 298 .
- the escape pitch between conductive traces 294 and 296 can be reduced by eliminating the masking layer and associated SROs around the integrated bump pads for the purpose of reflow containment, i.e., by reflowing the bump material without a masking layer.
- Masking layer 292 can be formed over a portion of conductive traces 294 and 296 and substrate 300 away from integrated bump pads 298 ; however, masking layer 292 is not formed around integrated bump pads 298 . That is, the portion of conductive trace 294 and 296 designed to mate with the bump material is devoid of any SRO of masking layer 292 that would have been used for bump containment during reflow.
- masking patch 302 is formed on substrate 300 interstitially within the array of integrated bump pads 298 .
- Masking patch 302 is non-wettable material.
- Masking patch 302 can be the same material as masking layer 292 and applied during the same processing step, or a different material during a different processing step.
- Masking patch 302 can be formed by selective oxidation, plating, or other treatment of the portion of the trace or pad within the array of integrated bump pads 298 .
- Masking patch 302 confines bump material flow to integrated bump pads 298 and prevents leaching of conductive bump material to adjacent structures.
- the wetting and surface tension causes the bump material to be confined and retained within the space between die bump pads 132 and integrated bump pads 298 and portion of substrate 300 immediately adjacent to conductive traces 294 and 296 and substantially within the footprint of the integrated bump pads 298 .
- the bump material can be immersed in a flux solution prior to placement on die bump pad 132 or integrated bump pad 298 to selectively render the region contacted by the bump material more wettable than the surrounding area of conductive traces 294 and 296 .
- the molten bump material remains confined substantially within the area defined by the bump pads due to the wettable properties of the flux solution.
- the bump material does not run-out to the less wettable areas.
- a thin oxide layer or other insulating layer can be formed over areas where bump material is not intended to make the area less wettable. Hence, masking layer 292 is not needed around die bump pads 132 or integrated bump pads 298 .
- conductive traces 294 and 296 can be formed with a finer pitch, i.e., the conductive traces can be disposed closer to adjacent structures without making contact and forming electrical shorts.
- the minimum escape pitch of conductive traces 294 and 296 is 65 ⁇ m.
- the bump formation eliminates the need to account for the ligament spacing of masking material between adjacent openings and minimum resolvable SRO, as found in the prior art.
- FIG. 14 shows package-on-package (PoP) 305 with semiconductor die 306 stacked over semiconductor die 308 using die attach adhesive 310 .
- Semiconductor die 306 and 308 each have an active surface containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within the die and electrically interconnected according to the electrical design and function of the die.
- the circuit may include one or more transistors, diodes, and other circuit elements formed within the active surface to implement analog circuits or digital circuits, such as DSP, ASIC, memory, or other signal processing circuit.
- IPDs such as inductors, capacitors, and resistors, for RF signal processing.
- Semiconductor die 306 is mounted to conductive traces 312 formed on substrate 314 using bump material 316 formed on contact pads 318 , using any of the embodiments from FIGS. 4 a - 4 g , 5 a - 5 d , 6 a - 6 d , 7 a - 7 c , or 8 a - 8 b .
- Semiconductor die 308 is electrically connected to contact pads 320 formed on substrate 314 using bond wires 322 . The opposite end of bond wire 322 is bonded to contact pads 324 on semiconductor die 306 .
- Masking layer 326 is formed over substrate 314 and opened beyond the footprint of semiconductor die 306 . While masking layer 326 does not confine bump material 316 to conductive traces 312 during reflow, the open mask can operate as a dam to prevent encapsulant 328 from migrating to contact pads 320 or bond wires 322 during MUF. Encapsulant 328 is deposited between semiconductor die 308 and substrate 314 , similar to FIGS. 9 a - 9 c . Masking layer 326 blocks MUF encapsulant 328 from reaching contact pads 320 and bond wires 322 , which could cause a defect. Masking layer 326 allows a larger semiconductor die to be placed on a given substrate without risk of encapsulant 328 bleeding onto contact pads 320 .
Abstract
Description
- The present application is a continuation-in-part of U.S. application Ser. No. 10/849,947, filed May 20, 2004, and claims priority to the foregoing application pursuant to 35 U.S.C. §120.
- The present invention relates in general to semiconductor devices and, more particularly, to a semiconductor device and method of forming a flipchip interconnect structure.
- Semiconductor devices are commonly found in modern electronic products. Semiconductor devices vary in the number and density of electrical components. Discrete semiconductor devices generally contain one type of electrical component, e.g., light emitting diode (LED), small signal transistor, resistor, capacitor, inductor, and power metal oxide semiconductor field effect transistor (MOSFET). Integrated semiconductor devices typically contain hundreds to millions of electrical components. Examples of integrated semiconductor devices include microcontrollers, microprocessors, charged-coupled devices (CCDs), solar cells, and digital micro-mirror devices (DMDs).
- Semiconductor devices perform a wide range of functions such as signal processing, high-speed calculations, transmitting and receiving electromagnetic signals, controlling electronic devices, transforming sunlight to electricity, and creating visual projections for television displays. Semiconductor devices are found in the fields of entertainment, communications, power conversion, networks, computers, and consumer products. Semiconductor devices are also found in military applications, aviation, automotive, industrial controllers, and office equipment.
- Semiconductor devices exploit the electrical properties of semiconductor materials. The atomic structure of semiconductor material allows its electrical conductivity to be manipulated by the application of an electric field or base current or through the process of doping. Doping introduces impurities into the semiconductor material to manipulate and control the conductivity of the semiconductor device.
- A semiconductor device contains active and passive electrical structures. Active structures, including bipolar and field effect transistors, control the flow of electrical current. By varying levels of doping and application of an electric field or base current, the transistor either promotes or restricts the flow of electrical current. Passive structures, including resistors, capacitors, and inductors, create a relationship between voltage and current necessary to perform a variety of electrical functions. The passive and active structures are electrically connected to form circuits, which enable the semiconductor device to perform high-speed calculations and other useful functions.
- Semiconductor devices are generally manufactured using two complex manufacturing processes, i.e., front-end manufacturing, and back-end manufacturing, each involving potentially hundreds of steps. Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer. Each die is typically identical and contains circuits formed by electrically connecting active and passive components. Back-end manufacturing involves singulating individual die from the finished wafer and packaging the die to provide structural support and environmental isolation.
- One goal of semiconductor manufacturing is to produce smaller semiconductor devices. Smaller devices typically consume less power, have higher performance, and can be produced more efficiently. In addition, smaller semiconductor devices have a smaller footprint, which is desirable for smaller end products. A smaller die size may be achieved by improvements in the front-end process resulting in die with smaller, higher density active and passive components. Back-end processes may result in semiconductor device packages with a smaller footprint by improvements in electrical interconnection and packaging materials.
- A flipchip interconnection between a semiconductor die and substrate is commonly found in an electronic package assembly. In the most common form, the interconnection bumps on the semiconductor die are metallurgically joined to pads formed over the substrate, usually by melting of the bump material using a reflow process. While the reflow of the bump material provides robust connections, it is difficult to reduce the pitch of the interconnection due to the risk of bridging, i.e., shorting between adjacent connections, during the reflow and solidification processes. In an alternative approach, the attachment is made using a particulate film or paste, whereby conductive particles in the paste or film together with the shrinkage force of a resin effect an electrical connection. The particulate film approach lends itself to reduction of interconnection pitch but suffers from limited long term reliability owing to the susceptibility of the particulate interconnection to degrade over time.
- A need exists to form reliable and robust interconnect joints between a semiconductor die and substrate in fine pitch applications. Accordingly, in one embodiment, the present invention is a method of making a semiconductor device comprising the steps of providing a semiconductor die having a plurality of bumps formed over an active surface of the semiconductor die, providing a substrate, and forming a plurality of conductive traces with interconnect sites over the substrate. The bumps are wider than the interconnect sites. The method further includes the steps of forming a masking layer over an area of the substrate away from the interconnect sites, bonding the bumps to the interconnect sites so that the bumps cover a top surface and side surfaces of the interconnect sites, and depositing an encapsulant around the bumps between the semiconductor die and substrate.
- In another embodiment, the present invention is a method of making a semiconductor device comprising the steps of providing a semiconductor die having a plurality of interconnect structures formed over a surface of the semiconductor die, providing a substrate, forming a plurality of conductive traces with interconnect sites over the substrate, bonding the interconnect structures to the interconnect sites absent a mask opening so that the interconnect structures cover a top surface and side surfaces of the interconnect sites, and depositing an encapsulant around the interconnect structures between the semiconductor die and substrate. The interconnect structures are wider than the interconnect sites.
- In another embodiment, the present invention is a method of making a semiconductor device comprising the steps of providing a semiconductor die having a plurality of interconnect structures formed over a surface of the semiconductor die, providing a substrate, forming a plurality of conductive traces with interconnect sites over the substrate, and bonding the interconnect structures to the interconnect sites absent a mask opening so that the interconnect structures cover a top surface and side surfaces of the interconnect sites. The interconnect sites are narrower than the interconnect structures.
- In another embodiment, the present invention is a semiconductor device comprising a semiconductor die having a plurality of interconnect structures formed over a surface of the semiconductor die. A plurality of conductive traces with interconnect sites is formed over a substrate. The interconnect sites are narrower than the interconnect structures. The interconnect structures are bonded to the interconnect sites so that the interconnect structures cover a top surface and side surfaces of the interconnect sites. An encapsulant is deposited around the interconnect structures between the semiconductor die and substrate.
-
FIG. 1 illustrates a PCB with different types of packages mounted to its surface; -
FIGS. 2 a-2 c illustrate further detail of the semiconductor packages mounted to the PCB; -
FIGS. 3 a-3 h illustrate various interconnect structures formed over a semiconductor die for bonding to conductive traces on a substrate; -
FIGS. 4 a-4 g illustrate the semiconductor die and interconnect structure bonded to the conductive traces; -
FIGS. 5 a-5 d illustrate the semiconductor die with a wedge-shaped interconnect structure bonded to the conductive traces; -
FIGS. 6 a-6 d illustrate another embodiment of the semiconductor die and interconnect structure bonded to the conductive traces; -
FIGS. 7 a-7 c illustrate stepped bump and stud bump interconnect structures bonded to the conductive traces; -
FIGS. 8 a-8 b illustrate conductive traces with conductive vias; -
FIGS. 9 a-9 c illustrate mold underfill between the semiconductor die and substrate; -
FIG. 10 illustrates another mold underfill between the semiconductor die and substrate; -
FIG. 11 illustrates the semiconductor die and substrate after mold underfill; -
FIGS. 12 a-12 g illustrate various arrangements of the conductive traces with open solder registration; -
FIGS. 13 a-13 b illustrate the open solder registration with patches between the conductive traces; and -
FIG. 14 illustrates a POP with masking layer dam to restrain the encapsulant during mold underfill. - The present invention is described in one or more embodiments in the following description with reference to the figures, in which like numerals represent the same or similar elements. While the invention is described in terms of the best mode for achieving the invention's objectives, it will be appreciated by those skilled in the art that it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims and their equivalents as supported by the following disclosure and drawings.
- Semiconductor devices are generally manufactured using two complex manufacturing processes: front-end manufacturing and back-end manufacturing. Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer. Each die on the wafer contains active and passive electrical components, which are electrically connected to form functional electrical circuits. Active electrical components, such as transistors and diodes, have the ability to control the flow of electrical current. Passive electrical components, such as capacitors, inductors, resistors, and transformers, create a relationship between voltage and current necessary to perform electrical circuit functions.
- Passive and active components are formed over the surface of the semiconductor wafer by a series of process steps including doping, deposition, photolithography, etching, and planarization. Doping introduces impurities into the semiconductor material by techniques such as ion implantation or thermal diffusion. The doping process modifies the electrical conductivity of semiconductor material in active devices, transforming the semiconductor material into an insulator, conductor, or dynamically changing the semiconductor material conductivity in response to an electric field or base current. Transistors contain regions of varying types and degrees of doping arranged as necessary to enable the transistor to promote or restrict the flow of electrical current upon the application of the electric field or base current.
- Active and passive components are formed by layers of materials with different electrical properties. The layers can be formed by a variety of deposition techniques determined in part by the type of material being deposited. For example, thin film deposition may involve chemical vapor deposition (CVD), physical vapor deposition (PVD), electrolytic plating, and electroless plating processes. Each layer is generally patterned to form portions of active components, passive components, or electrical connections between components.
- The layers can be patterned using photolithography, which involves the deposition of light sensitive material, e.g., photoresist, over the layer to be patterned. A pattern is transferred from a photomask to the photoresist using light. The portion of the photoresist pattern subjected to light is removed using a solvent, exposing portions of the underlying layer to be patterned. The remainder of the photoresist is removed, leaving behind a patterned layer. Alternatively, some types of materials are patterned by directly depositing the material into the areas or voids formed by a previous deposition/etch process using techniques such as electroless and electrolytic plating.
- Depositing a thin film of material over an existing pattern can exaggerate the underlying pattern and create a non-uniformly flat surface. A uniformly flat surface is required to produce smaller and more densely packed active and passive components. Planarization can be used to remove material from the surface of the wafer and produce a uniformly flat surface. Planarization involves polishing the surface of the wafer with a polishing pad. An abrasive material and corrosive chemical are added to the surface of the wafer during polishing. The combined mechanical action of the abrasive and corrosive action of the chemical removes any irregular topography, resulting in a uniformly flat surface.
- Back-end manufacturing refers to cutting or singulating the finished wafer into the individual die and then packaging the die for structural support and environmental isolation. To singulate the die, the wafer is scored and broken along non-functional regions of the wafer called saw streets or scribes. The wafer is singulated using a laser cutting tool or saw blade. After singulation, the individual die are mounted to a package substrate that includes pins or contact pads for interconnection with other system components. Contact pads formed over the semiconductor die are then connected to contact pads within the package. The electrical connections can be made with solder bumps, stud bumps, conductive paste, or wirebonds. An encapsulant or other molding material is deposited over the package to provide physical support and electrical isolation. The finished package is then inserted into an electrical system and the functionality of the semiconductor device is made available to the other system components.
-
FIG. 1 illustrateselectronic device 50 having a chip carrier substrate or printed circuit board (PCB) 52 with a plurality of semiconductor packages mounted on its surface.Electronic device 50 may have one type of semiconductor package, or multiple types of semiconductor packages, depending on the application. The different types of semiconductor packages are shown inFIG. 1 for purposes of illustration. -
Electronic device 50 may be a stand-alone system that uses the semiconductor packages to perform one or more electrical functions. Alternatively,electronic device 50 may be a subcomponent of a larger system. For example,electronic device 50 may be part of a cellular phone, personal digital assistant (PDA), digital video camera (DVC), or other electronic communication device. Alternatively,electronic device 50 can be a graphics card, network interface card, or other signal processing card that can be inserted into a computer. The semiconductor package can include microprocessors, memories, application specific integrated circuits (ASIC), logic circuits, analog circuits, RF circuits, discrete devices, or other semiconductor die or electrical components. The miniaturization and the weight reduction are essential for these products to be accepted by the market. The distance between semiconductor devices must be decreased to achieve higher density. - In
FIG. 1 ,PCB 52 provides a general substrate for structural support and electrical interconnect of the semiconductor packages mounted on the PCB. Conductive signal traces 54 are formed over a surface or within layers ofPCB 52 using evaporation, electrolytic plating, electroless plating, screen printing, or other suitable metal deposition process. Signal traces 54 provide for electrical communication between each of the semiconductor packages, mounted components, and other external system components.Traces 54 also provide power and ground connections to each of the semiconductor packages. - In some embodiments, a semiconductor device has two packaging levels. First level packaging is a technique for mechanically and electrically attaching the semiconductor die to an intermediate carrier. Second level packaging involves mechanically and electrically attaching the intermediate carrier to the PCB. In other embodiments, a semiconductor device may only have the first level packaging where the die is mechanically and electrically mounted directly to the PCB.
- For the purpose of illustration, several types of first level packaging, including
wire bond package 56 andflip chip 58, are shown onPCB 52. Additionally, several types of second level packaging, including ball grid array (BGA) 60, bump chip carrier (BCC) 62, dual in-line package (DIP) 64, land grid array (LGA) 66, multi-chip module (MCM) 68, quad flat non-leaded package (QFN) 70, and quadflat package 72, are shown mounted onPCB 52. Depending upon the system requirements, any combination of semiconductor packages, configured with any combination of first and second level packaging styles, as well as other electronic components, can be connected toPCB 52. In some embodiments,electronic device 50 includes a single attached semiconductor package, while other embodiments call for multiple interconnected packages. By combining one or more semiconductor packages over a single substrate, manufacturers can incorporate pre-made components into electronic devices and systems. Because the semiconductor packages include sophisticated functionality, electronic devices can be manufactured using cheaper components and a streamlined manufacturing process. The resulting devices are less likely to fail and less expensive to manufacture resulting in a lower cost for consumers. -
FIGS. 2 a-2 c show exemplary semiconductor packages.FIG. 2 a illustrates further detail ofDIP 64 mounted onPCB 52. Semiconductor die 74 includes an active region containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within the die and are electrically interconnected according to the electrical design of the die. For example, the circuit may include one or more transistors, diodes, inductors, capacitors, resistors, and other circuit elements formed within the active region of semiconductor die 74. Contactpads 76 are one or more layers of conductive material, such as aluminum (Al), copper (Cu), tin (Sn), nickel (Ni), gold (Au), or silver (Ag), and are electrically connected to the circuit elements formed within semiconductor die 74. During assembly ofDIP 64, semiconductor die 74 is mounted to anintermediate carrier 78 using a gold-silicon eutectic layer or adhesive material such as thermal epoxy or epoxy resin. The package body includes an insulative packaging material such as polymer or ceramic. Conductor leads 80 andbond wires 82 provide electrical interconnect between semiconductor die 74 andPCB 52.Encapsulant 84 is deposited over the package for environmental protection by preventing moisture and particles from entering the package and contaminating die 74 orbond wires 82. -
FIG. 2 b illustrates further detail ofBCC 62 mounted onPCB 52. Semiconductor die 88 is mounted overcarrier 90 using an underfill or epoxy-resin adhesive material 92.Bond wires 94 provide first level packaging interconnect betweencontact pads encapsulant 100 is deposited over semiconductor die 88 andbond wires 94 to provide physical support and electrical isolation for the device. Contactpads 102 are formed over a surface ofPCB 52 using a suitable metal deposition process such as electrolytic plating or electroless plating to prevent oxidation. Contactpads 102 are electrically connected to one or more conductive signal traces 54 inPCB 52.Bumps 104 are formed betweencontact pads 98 ofBCC 62 andcontact pads 102 ofPCB 52. - In
FIG. 2 c, semiconductor die 58 is mounted face down tointermediate carrier 106 with a flip chip style first level packaging.Active region 108 of semiconductor die 58 contains analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed according to the electrical design of the die. For example, the circuit may include one or more transistors, diodes, inductors, capacitors, resistors, and other circuit elements withinactive region 108. Semiconductor die 58 is electrically and mechanically connected tocarrier 106 throughbumps 110. -
BGA 60 is electrically and mechanically connected toPCB 52 with a BGA style second levelpackaging using bumps 112. Semiconductor die 58 is electrically connected to conductive signal traces 54 inPCB 52 throughbumps 110,signal lines 114, and bumps 112. A molding compound orencapsulant 116 is deposited over semiconductor die 58 andcarrier 106 to provide physical support and electrical isolation for the device. The flip chip semiconductor device provides a short electrical conduction path from the active devices on semiconductor die 58 to conduction tracks onPCB 52 in order to reduce signal propagation distance, lower capacitance, and improve overall circuit performance. In another embodiment, the semiconductor die 58 can be mechanically and electrically connected directly toPCB 52 using flip chip style first level packaging withoutintermediate carrier 106. -
FIG. 3 a shows asemiconductor wafer 120 with abase substrate material 122, such as silicon, germanium, gallium arsenide, indium phosphide, or silicon carbide, for structural support. A plurality of semiconductor die orcomponents 124 is formed onwafer 120 separated by sawstreets 126 as described above. -
FIG. 3 b shows a cross-sectional view of a portion ofsemiconductor wafer 120. Each semiconductor die 124 has aback surface 128 andactive surface 130 containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within the die and electrically interconnected according to the electrical design and function of the die. For example, the circuit may include one or more transistors, diodes, and other circuit elements formed withinactive surface 130 to implement analog circuits or digital circuits, such as digital signal processor (DSP), ASIC, memory, or other signal processing circuit. Semiconductor die 124 may also contain integrated passive devices (IPDs), such as inductors, capacitors, and resistors, for RF signal processing. In one embodiment, semiconductor die 124 is a flipchip type semiconductor die. - An electrically
conductive layer 132 is formed overactive surface 130 using PVD, CVD, electrolytic plating, electroless plating process, or other suitable metal deposition process.Conductive layer 132 can be one or more layers of Al, Cu, Sn, Ni, Au, Ag, or other suitable electrically conductive material.Conductive layer 132 operates as contact pads electrically connected to the circuits onactive surface 130. -
FIG. 3 c shows a portion ofsemiconductor wafer 120 with an interconnect structure formed overcontact pads 132. An electricallyconductive bump material 134 is deposited overcontact pads 132 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process.Bump material 134 can be Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and combinations thereof, with an optional flux solution. For example,bump material 134 can be eutectic Sn/Pb, high-lead solder, or lead-free solder.Bump material 134 is generally compliant and undergoes plastic deformation greater than about 25 micrometers (pm) under a force equivalent to a vertical load of about 250 grams.Bump material 134 is bonded to contactpad 132 using a suitable attachment or bonding process. For example,bump material 134 can be compression bonded tocontact pad 132.Bump material 134 can also be reflowed by heating the material above its melting point to form spherical balls or bumps 136, as shown inFIG. 3 d. In some applications, bumps 136 are reflowed a second time to improve electrical contact to contactpad 132.Bumps 136 represent one type of interconnect structure that can be formed overcontact pad 132. The interconnect structure can also use stud bump, micro bump, or other electrical interconnect. -
FIG. 3 e shows another embodiment of the interconnect structure formed overcontact pads 132 ascomposite bumps 138 including a non-fusible ornon-collapsible portion 140 and fusible orcollapsible portion 142. The fusible or collapsible and non-fusible or non-collapsible attributes are defined forbumps 138 with respect to reflow conditions. Thenon-fusible portion 140 can be Au, Cu, Ni, high-lead solder, or lead-tin alloy. Thefusible portion 142 can be Sn, lead-free alloy, Sn—Ag alloy, Sn—Ag—Cu alloy, Sn—Ag-indium (In) alloy, eutectic solder, tin alloys with Ag, Cu, or Pb, or other relatively low temperature melt solder. In one embodiment, given acontact pad 132 width or diameter of 100 μm, thenon-fusible portion 140 is about 45 μm in height andfusible portion 142 is about 35 μm in height. -
FIG. 3 f shows another embodiment of the interconnect structure formed overcontact pads 132 asbump 144 overconductive pillar 146.Bump 144 is fusible or collapsible andconductive pillar 146 is non-fusible or non-collapsible. The fusible or collapsible and non-fusible or non-collapsible attributes are defined with respect to reflow conditions. Bump 144 can be Sn, lead-free alloy, Sn—Ag alloy, Sn—Ag—Cu alloy, Sn—Ag—In alloy, eutectic solder, tin alloys with Ag, Cu, or Pb, or other relatively low temperature melt solder.Conductive pillar 146 can be Au, Cu, Ni, high-lead solder, or lead-tin alloy. In one embodiment,conductive pillar 146 is a Cu pillar and bump 144 is a solder cap. Given acontact pad 132 width or diameter of 100 μm,conductive pillar 146 is about 45 μm in height and bump 144 is about 35 μm in height. -
FIG. 3 g shows another embodiment of the interconnect structure formed overcontact pads 132 asbump material 148 withasperities 150.Bump material 148 is soft and deformable under reflow conditions with a low yield strength and high elongation to failure, similar to bumpmaterial 134.Asperities 150 are formed with a plated surface finish and are shown exaggerated in the figures for purposes of illustration. The scale ofasperities 150 is generally in the order about 1-25 μm. The asperities can also be formed onbump 136,composite bump 138, and bump 144. - In
FIG. 3 h,semiconductor wafer 120 is singulated throughsaw street 126 using a saw blade orlaser cutting tool 152 into individual semiconductor die 124. -
FIG. 4 a shows a substrate orPCB 154 withconductive trace 156.Substrate 154 can be a single-sided FR5 laminate or 2-sided BT-resin laminate. Semiconductor die 124 is positioned so thatbump material 134 is aligned with an interconnect site onconductive trace 156, seeFIGS. 12 a-12 g. Alternatively,bump material 134 can be aligned with a conductive pad or other interconnect site formed onsubstrate 154.Bump material 134 is wider thanconductive trace 156. In one embodiment,bump material 134 has a width of 80 μm and conductive trace orpad 156 has a width of 35 μm for a bump pitch of 150 μm. A pressure or force F is applied to backsurface 128 of semiconductor die 124 to pressbump material 134 ontoconductive trace 156. The force F can be applied with an elevated temperature. Due to the compliant nature ofbump material 134, the bump material deforms or extrudes around the top surface and side surfaces ofconductive trace 156, referred to as bump-on-lead (BOL). In particular, the application of pressure causes bumpmaterial 134 to undergo a plastic deformation greater than about 25 μm under force F equivalent to a vertical load of about 250 grams and cover the top surface and side surfaces of the conductive trace, as shown inFIG. 4 b.Bump material 134 can also be metallurgically connected toconductive trace 156 by bringing the bump material in physical contact with the conductive trace and then reflowing the bump material under a reflow temperature. - By making
conductive trace 156 narrower thanbump material 134, the conductive trace pitch can be reduced to increase routing density and I/O count. The narrowerconductive trace 156 reduces the force F needed to deformbump material 134 around the conductive trace. For example, the requisite force F may be 30-50% of the force needed to deform bump material against a conductive trace or pad that is wider than the bump material. The lower compressive force F is useful for fine pitch interconnect and small die to maintain coplanarity with a specified tolerance and achieve uniform z-direction deformation and high reliability interconnect union. In addition, deformingbump material 134 aroundconductive trace 156 mechanically locks the bump to the trace to prevent die shifting or die floating during reflow. -
FIG. 4 c shows bump 136 formed overcontact pad 132 of semiconductor die 124. Semiconductor die 124 is positioned so thatbump 136 is aligned with an interconnect site onconductive trace 156. Alternatively, bump 136 can be aligned with a conductive pad or other interconnect site formed onsubstrate 154.Bump 136 is wider thanconductive trace 156. A pressure or force F is applied to backsurface 128 of semiconductor die 124 to pressbump 136 ontoconductive trace 156. The force F can be applied with an elevated temperature. Due to the compliant nature ofbump 136, the bump deforms or extrudes around the top surface and side surfaces ofconductive trace 156. In particular, the application of pressure causes bumpmaterial 136 to undergo a plastic deformation and cover the top surface and side surfaces ofconductive trace 156. Bump 136 can also be metallurgically connected toconductive trace 156 by bringing the bump in physical contact with the conductive trace under reflow temperature. - By making
conductive trace 156 narrower thanbump 136, the conductive trace pitch can be reduced to increase routing density and I/O count. The narrowerconductive trace 156 reduces the force F needed to deformbump 136 around the conductive trace. For example, the requisite force F may be 30-50% of the force needed to deform a bump against a conductive trace or pad that is wider than the bump. The lower compressive force F is useful for fine pitch interconnect and small die to maintain coplanarity within a specified tolerance and achieve uniform z-direction deformation and high reliability interconnect union. In addition, deformingbump 136 aroundconductive trace 156 mechanically locks the bump to the trace to prevent die shifting or die floating during reflow. -
FIG. 4 d showscomposite bump 138 formed overcontact pad 132 of semiconductor die 124. Semiconductor die 124 is positioned so thatcomposite bump 138 is aligned with an interconnect site onconductive trace 156. Alternatively,composite bump 138 can be aligned with a conductive pad or other interconnect site formed onsubstrate 154.Composite bump 138 is wider thanconductive trace 156. A pressure or force F is applied to backsurface 128 of semiconductor die 124 to pressfusible portion 142 ontoconductive trace 156. The force F can be applied with an elevated temperature. Due to the compliant nature offusible portion 142, the fusible portion deforms or extrudes around the top surface and side surfaces ofconductive trace 156. In particular, the application of pressure causesfusible portion 142 to undergo a plastic deformation and cover the top surface and side surfaces ofconductive trace 156.Composite bump 138 can also be metallurgically connected toconductive trace 156 by bringingfusible portion 142 in physical contact with the conductive trace under reflow temperature. Thenon-fusible portion 140 does not melt or deform during the application of pressure or temperature and retains its height and shape as a vertical standoff between semiconductor die 124 andsubstrate 154. The additional displacement between semiconductor die 124 andsubstrate 154 provides greater coplanarity tolerance between the mating surfaces. - During a reflow process, a large number (e.g., thousands) of
composite bumps 138 on semiconductor die 124 are attached to interconnect sites onconductive trace 156 ofsubstrate 154. Some of thebumps 138 may fail to properly connect toconductive trace 156, particularly ifdie 124 is warped. Recall thatcomposite bump 138 is wider thanconductive trace 156. With a proper force applied, thefusible portion 142 deforms or extrudes around the top surface and side surfaces ofconductive trace 156 and mechanically lockscomposite bump 138 to the conductive trace. The mechanical interlock is formed by nature of thefusible portion 142 being softer and more compliant thanconductive trace 156 and therefore deforming over the top surface and around the side surfaces of the conductive trace for greater contact surface area. The mechanical interlock betweencomposite bump 138 andconductive trace 156 holds the bump to the conductive trace during reflow, i.e., the bump and conductive trace do not lose contact. Accordingly,composite bump 138 mating toconductive trace 156 reduces bump interconnect failures. -
FIG. 4 e showsconductive pillar 146 and bump 144 formed overcontact pad 132 of semiconductor die 124. Semiconductor die 124 is positioned so thatbump 144 is aligned with an interconnect site onconductive trace 156. Alternatively, bump 144 can be aligned with a conductive pad or other interconnect site formed onsubstrate 154.Bump 144 is wider thanconductive trace 156. A pressure or force F is applied to backsurface 128 of semiconductor die 124 to pressbump 144 ontoconductive trace 156. The force F can be applied with an elevated temperature. Due to the compliant nature ofbump 144, the bump deforms or extrudes around the top surface and side surfaces ofconductive trace 156. In particular, the application of pressure causes bump 144 to undergo a plastic deformation and cover the top surface and side surfaces ofconductive trace 156.Conductive pillar 146 and bump 144 can also be metallurgically connected toconductive trace 156 by bringing the bump in physical contact with the conductive trace under reflow temperature.Conductive pillar 146 does not melt or deform during the application of pressure or temperature and retains its height and shape as a vertical standoff between semiconductor die 124 andsubstrate 154. The additional displacement between semiconductor die 124 andsubstrate 154 provides greater coplanarity tolerance between the mating surfaces. Thewider bump 144 and narrowerconductive trace 156 have similar low requisite compressive force and mechanical locking features and advantages described above forbump material 134 andbump 136. -
FIG. 4 f shows bumpmaterial 148 withasperities 150 formed overcontact pad 132 of semiconductor die 124. Semiconductor die 124 is positioned so thatbump material 148 is aligned with an interconnect site onconductive trace 156. Alternatively,bump material 148 can be aligned with a conductive pad or other interconnect site formed onsubstrate 154.Bump material 148 is wider thanconductive trace 156. A pressure or force F is applied to backsurface 128 of semiconductor die 124 to pressbump material 148 ontoconductive trace 156. The force F can be applied with an elevated temperature. Due to the compliant nature ofbump material 148, the bump deforms or extrudes around the top surface and side surfaces ofconductive trace 156. In particular, the application of pressure causes bumpmaterial 148 to undergo a plastic deformation and cover the top surface and side surfaces ofconductive trace 156. In addition,asperities 150 are metallurgically connected toconductive trace 156.Asperities 150 are sized on the order about 1-25 μm. -
FIG. 4 g shows a substrate orPCB 158 with trapezoidalconductive trace 160 having angled or sloped sides.Bump material 161 is formed overcontact pad 132 of semiconductor die 124. Semiconductor die 124 is positioned so thatbump material 161 is aligned with an interconnect site onconductive trace 160. Alternatively,bump material 161 can be aligned with a conductive pad or other interconnect site formed onsubstrate 158.Bump material 161 is wider thanconductive trace 160. A pressure or force F is applied to backsurface 128 of semiconductor die 124 to pressbump material 161 ontoconductive trace 160. The force F can be applied with an elevated temperature. Due to the compliant nature ofbump material 161, the bump material deforms or extrudes around the top surface and side surfacesconductive trace 160. In particular, the application of pressure causes bumpmaterial 161 to undergo a plastic deformation under force F to cover the top surface and the angled side surfaces ofconductive trace 160.Bump material 161 can also be metallurgically connected toconductive trace 160 by bringing the bump material in physical contact with the conductive trace and then reflowing the bump material under a reflow temperature. -
FIGS. 5 a-5 d show a BOL embodiment of semiconductor die 124 and elongatedcomposite bump 162 having a non-fusible ornon-collapsible portion 164 and fusible orcollapsible portion 166. Thenon-fusible portion 164 can be Au, Cu, Ni, high-lead solder, or lead-tin alloy. Thefusible portion 166 can be Sn, lead-free alloy, Sn—Ag alloy, Sn—Ag—Cu alloy, Sn—Ag—In alloy, eutectic solder, tin alloys with Ag, Cu, or Pb, or other relatively low temperature melt solder. Thenon-fusible portion 164 makes up a larger part ofcomposite bump 162 than thefusible portion 166. Thenon-fusible portion 164 is fixed to contactpad 132 of semiconductor die 124. - Semiconductor die 124 is positioned so that
composite bump 162 is aligned with an interconnect site onconductive trace 168 formed onsubstrate 170, as shown inFIG. 5 a.Composite bump 162 is tapered alongconductive trace 168, i.e., the composite bump has a wedge shape, longer along a length ofconductive trace 168 and narrower across the conductive trace. The tapered aspect ofcomposite bump 162 occurs along the length ofconductive trace 168. The view inFIG. 5 a shows the shorter aspect or narrowing taper co-linear withconductive trace 168. The view inFIG. 5 b, normal toFIG. 5 a, shows the longer aspect of the wedge-shapedcomposite bump 162. The shorter aspect ofcomposite bump 162 is wider thanconductive trace 168. Thefusible portion 166 collapses aroundconductive trace 168 upon application of pressure and/or reflow with heat, as shown inFIGS. 5 c and 5 d. Thenon-fusible portion 164 does not melt or deform during reflow and retains its form and shape. Thenon-fusible portion 164 can be dimensioned to provide a standoff distance between semiconductor die 124 andsubstrate 170. A finish such as Cu OSP can be applied tosubstrate 170. - During a reflow process, a large number (e.g., thousands) of
composite bumps 162 on semiconductor die 124 are attached to interconnect sites onconductive trace 168 ofsubstrate 170. Some of thebumps 162 may fail to properly connect toconductive trace 168, particularly if semiconductor die 124 is warped. Recall thatcomposite bump 162 is wider thanconductive trace 168. With a proper force applied, thefusible portion 166 deforms or extrudes around the top surface and side surfaces ofconductive trace 168 and mechanically lockscomposite bump 162 to the conductive trace. The mechanical interlock is formed by nature of thefusible portion 166 being softer and more compliant thanconductive trace 168 and therefore deforming around the top surface and side surfaces of the conductive trace for greater contact area. The wedge-shape ofcomposite bump 162 increases contact area between the bump and conductive trace, e.g., along the longer aspect ofFIGS. 5 b and 5 d, without sacrificing pitch along the shorter aspect ofFIGS. 5 a and 5 c. The mechanical interlock betweencomposite bump 162 andconductive trace 168 holds the bump to the conductive trace during reflow, i.e., the bump and conductive trace do not lose contact. Accordingly,composite bump 162 mating toconductive trace 168 reduces bump interconnect failures. -
FIGS. 6 a-6 d show a BOL embodiment of semiconductor die 124 withbump material 174 formed overcontact pads 132, similar toFIG. 3 c.Bump material 174 is generally compliant and undergoes plastic deformation greater than about 25 μm under a force equivalent to a vertical load of about 250 grams.Bump material 174 is wider thanconductive trace 176 onsubstrate 178. A plurality ofasperities 180 is formed onconductive trace 176 with a height on the order about 1-25 μm. - In
FIG. 6 a, semiconductor die 124 is positioned so thatbump material 174 is aligned with an interconnect site onconductive trace 176. Alternatively,bump material 174 can be aligned with a conductive pad or other interconnect site formed onsubstrate 178. A pressure or force F is applied to backsurface 128 of semiconductor die 124 to pressbump material 174 ontoconductive trace 176 andasperities 180, as shown inFIG. 6 b. The force F can be applied with an elevated temperature. Due to the compliant nature ofbump material 174, the bump material deforms or extrudes around the top surface and side surfaces ofconductive trace 176 andasperities 180. In particular, the application of pressure causes bumpmaterial 174 to undergo a plastic deformation and cover the top surface and side surfaces ofconductive trace 176 andasperities 180. The plastic flow ofbump material 174 creates macroscopic mechanical interlocking points between the bump material and the top surface and side surfaces ofconductive trace 176 andasperities 180. The plastic flow ofbump material 174 occurs around the top surface and side surfaces of conductive 176 andasperities 180, but does not extend excessively ontosubstrate 178, which could cause electrical shorting and other defects. The mechanical interlock between the bump material and the top surface and side surfaces ofconductive trace 176 andasperities 180 provides a robust connection with greater contact area between the respective surfaces, without significantly increasing the bonding force. The mechanical interlock between the bump material and the top surface and side surfaces ofconductive trace 176 andasperities 180 also reduces lateral die shifting during subsequent manufacturing processes, such as encapsulation. -
FIG. 6 c shows another BOL embodiment withbump material 174 narrower thanconductive trace 176. A pressure or force F is applied to backsurface 128 of semiconductor die 124 to pressbump material 174 ontoconductive trace 176 andasperities 180. The force F can be applied with an elevated temperature. Due to the compliant nature ofbump material 174, the bump material deforms or extrudes over the top surface ofconductive trace 176 andasperities 180. In particular, the application of pressure causes bumpmaterial 174 to undergo a plastic deformation and cover the top surface ofconductive trace 176 andasperities 180. The plastic flow ofbump material 174 creates macroscopic mechanical interlocking points between the bump material and the top surface ofconductive trace 176 andasperities 180. The mechanical interlock between the bump material and the top surface ofconductive trace 176 andasperities 180 provides a robust connection with greater contact area between the respective surfaces, without significantly increasing the bonding force. The mechanical interlock between the bump material and the top surface ofconductive trace 176 andasperities 180 also reduces lateral die shifting during subsequent manufacturing processes, such as encapsulation. -
FIG. 6 d shows another BOL embodiment withbump material 174 formed over an edge ofconductive trace 176, i.e., part of the bump material is over the conductive trace and part of the bump material is not over the conductive trace. A pressure or force F is applied to backsurface 128 of semiconductor die 124 to pressbump material 174 ontoconductive trace 176 andasperities 180. The force F can be applied with an elevated temperature. Due to the compliant nature ofbump material 174, the bump material deforms or extrudes over the top surface and side surfaces ofconductive trace 176 andasperities 180. In particular, the application of pressure causes bumpmaterial 174 to undergo a plastic deformation and cover the top surface and side surfaces ofconductive trace 176 andasperities 180. The plastic flow ofbump material 174 creates macroscopic mechanical interlocking between the bump material and the top surface and side surfaces ofconductive trace 176 andasperities 180. The mechanical interlock between the bump material and the top surface and side surfaces ofconductive trace 176 andasperities 180 provides a robust connection with greater contact area between the respective surfaces, without significantly increasing the bonding force. The mechanical interlock between the bump material and the top surface and side surfaces ofconductive trace 176 andasperities 180 also reduces lateral die shifting during subsequent manufacturing processes, such as encapsulation. -
FIGS. 7 a-7 c show a BOL embodiment of semiconductor die 124 withbump material 184 formed overcontact pads 132, similar toFIG. 3 c. Atip 186 extends from the body ofbump material 184 as a stepped bump withtip 186 narrower than the body ofbump material 184, as shown inFIG. 7 a. Semiconductor die 124 is positioned so thatbump material 184 is aligned with an interconnect site onconductive trace 188 onsubstrate 190. More specifically,tip 186 is centered over an interconnect site onconductive trace 188. Alternatively,bump material 184 andtip 186 can be aligned with a conductive pad or other interconnect site formed onsubstrate 190.Bump material 184 is wider thanconductive trace 188 onsubstrate 190. -
Conductive trace 188 is generally compliant and undergoes plastic deformation greater than about 25 μm under a force equivalent to a vertical load of about 250 grams. A pressure or force F is applied to backsurface 128 of semiconductor die 124 to presstip 184 ontoconductive trace 188. The force F can be applied with an elevated temperature. Due to the compliant nature ofconductive trace 188, the conductive trace deforms aroundtip 186, as shown inFIG. 7 b. In particular, the application of pressure causesconductive trace 188 to undergo a plastic deformation and cover the top surface and side surfaces oftip 186. -
FIG. 7 c shows another BOL embodiment withrounded bump material 194 formed overcontact pads 132. Atip 196 extends from the body ofbump material 194 to form a stud bump with the tip narrower than the body ofbump material 194. Semiconductor die 124 is positioned so thatbump material 194 is aligned with an interconnect site onconductive trace 198 onsubstrate 200. More specifically,tip 196 is centered over an interconnect site onconductive trace 198. Alternatively,bump material 194 andtip 196 can be aligned with a conductive pad or other interconnect site formed onsubstrate 200.Bump material 194 is wider thanconductive trace 198 onsubstrate 200. -
Conductive trace 198 is generally compliant and undergoes plastic deformation greater than about 25 μm under a force equivalent to a vertical load of about 250 grams. A pressure or force F is applied to backsurface 128 of semiconductor die 124 to presstip 196 ontoconductive trace 198. The force F can be applied with an elevated temperature. Due to the compliant nature ofconductive trace 198, the conductive trace deforms aroundtip 196. In particular, the application of pressure causesconductive trace 198 to undergo a plastic deformation and cover the top surface and side surfaces oftip 196. - The conductive traces described in
FIGS. 4 a-4 g, 5 a-5 d, and 6 a-6 d can also be compliant material as described inFIGS. 7 a-7 c. -
FIGS. 8 a-8 b show a BOL embodiment of semiconductor die 124 withbump material 204 formed overcontact pads 132, similar toFIG. 3 c.Bump material 204 is generally compliant and undergoes plastic deformation greater than about 25 μm under a force equivalent to a vertical load of about 250 grams.Bump material 204 is wider thanconductive trace 206 onsubstrate 208. A conductive via 210 is formed throughconductive trace 206 with anopening 212 andconductive sidewalls 214, as shown inFIG. 8 a. - Semiconductor die 124 is positioned so that
bump material 204 is aligned with an interconnect site onconductive trace 206, seeFIGS. 12 a-12 g. Alternatively,bump material 204 can be aligned with a conductive pad or other interconnect site formed onsubstrate 208. A pressure or force F is applied to backsurface 128 of semiconductor die 124 to pressbump material 204 ontoconductive trace 206 and intoopening 212 of conductive via 210. The force F can be applied with an elevated temperature. Due to the compliant nature ofbump material 204, the bump material deforms or extrudes around the top surface and side surfaces ofconductive trace 176 and intoopening 212 ofconductive vias 210, as shown inFIG. 8 b. In particular, the application of pressure causes bumpmaterial 204 to undergo a plastic deformation and cover the top surface and side surfaces ofconductive trace 206 and intoopening 212 of conductive via 210.Bump material 204 is thus electrically connected toconductive trace 206 andconductive sidewalls 214 for z-direction vertical interconnect throughsubstrate 208. The plastic flow ofbump material 204 creates a mechanical interlock between the bump material and the top surface and side surfaces ofconductive trace 206 and opening 212 of conductive via 210. The mechanical interlock between the bump material and the top surface and side surfaces ofconductive trace 206 and opening 212 of conductive via 210 provides a robust connection with greater contact area between the respective surfaces, without significantly increasing the bonding force. The mechanical interlock between the bump material and the top surface and side surfaces ofconductive trace 206 and opening 212 of conductive via 210 also reduces lateral die shifting during subsequent manufacturing processes, such as encapsulation. Since conductive via 210 is formed within the interconnect site withbump material 204, the total substrate interconnect area is reduced. - In the BOL embodiments of
FIGS. 4 a-4 g, 5 a-5 d, 6 a-6 d, 7 a-7 c, and 8 a-8 b, by making the conductive trace narrower than the interconnect structure, the conductive trace pitch can be reduced to increase routing density and I/O count. The narrower conductive trace reduces the force F needed to deform the interconnect structure around the conductive trace. For example, the requisite force F may be 30-50% of the force needed to deform a bump against a conductive trace or pad that is wider than the bump. The lower compressive force F is useful for fine pitch interconnect and small die to maintain coplanarity within a specified tolerance and achieve uniform z-direction deformation and high reliability interconnect union. In addition, deforming the interconnect structure around the conductive trace mechanically locks the bump to the trace to prevent die shifting or die floating during reflow. -
FIGS. 9 a-9 c show a mold underfill (MUF) process to deposit encapsulant around the bumps between the semiconductor die and substrate.FIG. 9 a shows semiconductor die 124 mounted tosubstrate 154 usingbump material 134 fromFIG. 4 b and placed betweenupper mold support 216 andlower mold support 218 ofchase mold 220. The other semiconductor die and substrate combinations fromFIGS. 4 a-4 g, 5 a-5 d, 6 a-6 d, 7 a-7 c, and 8 a-8 b can be placed betweenupper mold support 216 andlower mold support 218 ofchase mold 220. Theupper mold support 216 includescompressible releasing film 222. - In
FIG. 9 b,upper mold support 216 andlower mold support 218 are brought together to enclose semiconductor die 124 andsubstrate 154 with an open space over the substrate and between the semiconductor die and substrate.Compressible releasing film 222 conforms to backsurface 128 and side surfaces of semiconductor die 124 to block formation of encapsulant on these surfaces. Anencapsulant 224 in a liquid state is injected into one side ofchase mold 220 withnozzle 226 while an optional vacuum assist 228 draws pressure from the opposite side to uniformly fill the open space oversubstrate 154 and the open space between semiconductor die 124 andsubstrate 154 with the encapsulant.Encapsulant 224 can be polymer composite material, such as epoxy resin with filler, epoxy acrylate with filler, or polymer with proper filler.Encapsulant 224 is non-conductive and environmentally protects the semiconductor device from external elements and contaminants.Compressible material 222 prevents encapsulant 224 from flowing over backsurface 128 and around the side surfaces of semiconductor die 124.Encapsulant 224 is cured. Theback surface 128 and side surfaces of semiconductor die 124 remain exposed fromencapsulant 224. -
FIG. 9 c shows an embodiment of MUF and mold overfill (MOF) withoutcompressible material 222. Semiconductor die 124 andsubstrate 154 are placed betweenupper mold support 216 andlower mold support 218 ofchase mold 220. Theupper mold support 216 andlower mold support 218 are brought together to enclose semiconductor die 124 andsubstrate 154 with an open space over the substrate, around the semiconductor die, and between the semiconductor die and substrate.Encapsulant 224 in a liquid state is injected into one side ofchase mold 220 withnozzle 226 while an optional vacuum assist 228 draws pressure from the opposite side to uniformly fill the open space around semiconductor die 124 and oversubstrate 154 and the open space between semiconductor die 124 andsubstrate 154 with the encapsulant.Encapsulant 224 is cured. - In another embodiment, the nozzle can also be placed in a central region of the chase mold or strip of die to distribute the encapsulant outward to the edges of the semiconductor die and substrate.
-
FIG. 10 shows another embodiment of depositing encapsulant around semiconductor die 124 and in the gap between semiconductor die 124 andsubstrate 154. Semiconductor die 124 andsubstrate 154 are enclosed bydam 230.Encapsulant 232 is dispensed fromnozzles 234 in a liquid state intodam 230 to fill the open space oversubstrate 154 and the open space between semiconductor die 124 andsubstrate 154. The volume ofencapsulant 232 dispensed fromnozzles 234 is controlled to filldam 230 without covering backsurface 128 or the side surfaces of semiconductor die 124.Encapsulant 232 is cured. -
FIG. 11 shows semiconductor die 124 andsubstrate 154 after the MUF process fromFIGS. 9 a, 9 c, and 10.Encapsulant 224 is uniformly distributed oversubstrate 154 and aroundbump material 134 between semiconductor die 124 andsubstrate 154. -
FIGS. 12 a-12 g show top views of various conductive trace layouts on substrate orPCB 240. InFIG. 12 a,conductive trace 242 is a straight conductor with integrated bump pad orinterconnect site 244 formed onsubstrate 240. The sides ofsubstrate bump pad 244 can be co-linear withconductive trace 242. In the prior art, a solder registration opening (SRO) is typically formed over the interconnect site to contain the bump material during reflow. The SRO increases interconnect pitch and reduces I/O count. In contrast, maskinglayer 246 can be formed over a portion ofsubstrate 240; however, the masking layer is not formed aroundsubstrate bump pad 244 ofconductive trace 242. That is, the portion ofconductive trace 242 designed to mate with the bump material is devoid of any SRO of maskinglayer 246 that would have been used for bump containment during reflow. - Semiconductor die 124 is placed over
substrate 240 andbump material 134 is aligned withsubstrate bump pads 244.Bump material 134 is electrically and metallurgically connected tosubstrate bump pads 244 by bringing the bump material in physical contact with the bump pad and then reflowing the bump material under a reflow temperature. - In another embodiment, an electrically conductive bump material is deposited over
substrate bump pad 244 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process. The bump material can be Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and combinations thereof, with an optional flux solution. For example, the bump material can be eutectic Sn/Pb, high-lead solder, or lead-free solder. The bump material is bonded tosubstrate bump pad 244 using a suitable attachment or bonding process. In one embodiment, the bump material is reflowed by heating the material above its melting point to form bump orinterconnect 248, as shown inFIG. 12 b. In some applications,bump 248 is reflowed a second time to improve electrical contact tosubstrate bump pad 244. The bump material around the narrowsubstrate bump pad 244 maintains die placement during reflow. - In high routing density applications, it is desirable to minimize escape pitch of conductive traces 242. The escape pitch between
conductive traces 242 can be reduced by eliminating the masking layer for the purpose of reflow containment, i.e., by reflowing the bump material without a masking layer. Since no SRO is formed around diebump pads 132 orsubstrate bump pad 244,conductive traces 242 can be formed with a finer pitch, i.e.,conductive trace 242 can be disposed closer together or to nearby structures. With no SRO aroundsubstrate bump pad 244, the pitch betweenconductive traces 242 is given as P=D+PLT+W/2, wherein D is the base diameter ofbump 248, PLT is die placement tolerance, and W is the width ofconductive trace 242. In one embodiment, given a bump base diameter of 100 μm, PLT of 10 μm, and trace line width of 30 μm, the minimum escape pitch ofconductive trace 242 is 125 μm. The mask-less bump formation eliminates the need to account for the ligament spacing of masking material between adjacent openings, SRT, and minimum resolvable SRO, as found in the prior art. - When the bump material is reflowed without a masking layer to metallurgically and electrically connect
die bump pad 132 tosubstrate bump pad 244, the wetting and surface tension causes the bump material to maintain self-confinement and be retained within the space betweendie bump pad 132 andsubstrate bump pad 244 and portion ofsubstrate 240 immediately adjacent toconductive trace 242 substantially within the footprint of the bump pads. - To achieve the desired self-confinement property, the bump material can be immersed in a flux solution prior to placement on die
bump pad 132 orsubstrate bump pad 244 to selectively render the region contacted by the bump material more wettable than the surrounding area of conductive traces 242. The molten bump material remains confined substantially within the area defined by the bump pads due to the wettable properties of the flux solution. The bump material does not run-out to the less wettable areas. A thin oxide layer or other insulating layer can be formed over areas where bump material is not intended to make the area less wettable. Hence, maskinglayer 240 is not needed around diebump pad 132 orsubstrate bump pad 244. -
FIG. 12 c shows another embodiment of parallelconductive traces 252 as a straight conductor with integrated rectangular bump pad orinterconnect site 254 formed onsubstrate 250. In this case,substrate bump pad 254 is wider thanconductive trace 242, but less than the width of the mating bump. The sides ofsubstrate bump pad 254 can be parallel toconductive trace 252. Maskinglayer 256 can be formed over a portion ofsubstrate 250; however, the masking layer is not formed aroundsubstrate bump pad 254 ofconductive trace 252. That is, the portion ofconductive trace 252 designed to mate with the bump material is devoid of any SRO of maskinglayer 256 that would have been used for bump containment during reflow. -
FIG. 12 d shows another embodiment ofconductive traces interconnect site 264 formed onsubstrate 266 for maximum interconnect density and capacity. Alternate conductive traces 260 and 262 include an elbow for routing to bumppads 264. The sides of eachsubstrate bump pad 264 is co-linear withconductive traces layer 268 can be formed over a portion ofsubstrate 266; however, maskinglayer 268 is not formed aroundsubstrate bump pad 264 ofconductive traces conductive trace layer 268 that would have been used for bump containment during reflow. -
FIG. 12 e shows another embodiment ofconductive traces interconnect site 274 formed onsubstrate 276 for maximum interconnect density and capacity. Alternate conductive traces 270 and 272 include an elbow for routing to bumppads 274. In this case,substrate bump pad 274 is rounded and wider thanconductive traces layer 278 can be formed over a portion ofsubstrate 276; however, maskinglayer 278 is not formed aroundsubstrate bump pad 274 ofconductive traces conductive trace layer 278 that would have been used for bump containment during reflow. -
FIG. 12 f shows another embodiment ofconductive traces interconnect site 284 formed onsubstrate 286 for maximum interconnect density and capacity. Alternate conductive traces 280 and 282 include an elbow for routing to bumppads 284. In this case,substrate bump pad 254 is rectangular and wider thanconductive traces layer 288 can be formed over a portion ofsubstrate 286; however, maskinglayer 288 is not formed aroundsubstrate bump pad 284 ofconductive traces conductive trace layer 288 that would have been used for bump containment during reflow. - As one example of the interconnect process, semiconductor die 124 is placed over
substrate 266 andbump material 134 is aligned withsubstrate bump pads 264 fromFIG. 12 d.Bump material 134 is electrically and metallurgically connected tosubstrate bump pad 264 by pressing the bump material or by bringing the bump material in physical contact with the bump pad and then reflowing the bump material under a reflow temperature, as described forFIGS. 4 a-4 g, 5 a-5 d, 6 a-6 d, 7 a-7 c, and 8 a-8 b. - In another embodiment, an electrically conductive bump material is deposited over
substrate bump pad 264 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process. The bump material can be Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and combinations thereof, with an optional flux solution. For example, the bump material can be eutectic Sn/Pb, high-lead solder, or lead-free solder. The bump material is bonded tosubstrate bump pad 264 using a suitable attachment or bonding process. In one embodiment, the bump material is reflowed by heating the material above its melting point to form bump orinterconnect 290, as shown inFIG. 12 g. In some applications,bump 290 is reflowed a second time to improve electrical contact tosubstrate bump pad 264. The bump material around the narrowsubstrate bump pad 264 maintains die placement during reflow.Bump material 134 orbumps 290 can also be formed on substrate bump pad configurations ofFIGS. 12 a-12 g. - In high routing density applications, it is desirable to minimize escape pitch of
conductive traces FIGS. 12 a-12 g. The escape pitch betweenconductive traces bump pad 132 orsubstrate bump pad 264,conductive traces conductive traces substrate bump pad 264, the pitch betweenconductive traces bump 290, PLT is die placement tolerance, and W is the width ofconductive traces conductive traces - When the bump material is reflowed without a masking layer to metallurgically and electrically connect
die bump pad 132 tosubstrate bump pad 264, the wetting and surface tension causes the bump material to maintain self-confinement and be retained within the space betweendie bump pad 132 andsubstrate bump pad 264 and portion ofsubstrate 266 immediately adjacent toconductive traces - To achieve the desired self-confinement property, the bump material can be immersed in a flux solution prior to placement on die
bump pad 132 orsubstrate bump pad 264 to selectively render the region contacted by the bump material more wettable than the surrounding area ofconductive traces layer 268 is not needed around diebump pad 132 orsubstrate bump pad 264. - In
FIG. 13 a,masking layer 292 is deposited over a portion ofconductive traces layer 292 is not formed overintegrated bump pads 298. Consequently, there is no SRO for eachbump pad 298 onsubstrate 300. Anon-wettable masking patch 302 is formed onsubstrate 300 interstitially within the array ofintegrated bump pads 298, i.e., between adjacent bump pads. The maskingpatch 302 can also be formed on semiconductor die 124 interstitially within the array ofdie bump pads 132. More generally, the masking patch is formed in close proximity to the integrated bump pads in any arrangement to prevent run-out to less wettable areas. - Semiconductor die 124 is placed over
substrate 300 andbump material 134 is aligned withsubstrate bump pads 298.Bump material 134 is electrically and metallurgically connected tosubstrate bump pad 298 by pressing the bump material or by bringing the bump material in physical contact with the bump pad and then reflowing the bump material under a reflow temperature, as described forFIGS. 4 a-4 g, 5 a-5 d, 6 a-6 d, 7 a-7 c, and 8 a-8 b. - In another embodiment, an electrically conductive bump material is deposited over die
integrated bump pads 298 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process. The bump material can be Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and combinations thereof, with an optional flux solution. For example, the bump material can be eutectic Sn/Pb, high-lead solder, or lead-free solder. The bump material is bonded tointegrated bump pads 298 using a suitable attachment or bonding process. In one embodiment, the bump material is reflowed by heating the material above its melting point to form spherical balls or bumps 304. In some applications, bumps 304 are reflowed a second time to improve electrical contact tointegrated bump pads 298. The bumps can also be compression bonded tointegrated bump pads 298.Bumps 304 represent one type of interconnect structure that can be formed overintegrated bump pads 298. The interconnect structure can also use stud bump, micro bump, or other electrical interconnect. - In high routing density applications, it is desirable to minimize escape pitch. In order to reduce the pitch between
conductive traces integrated bump pads 298. The escape pitch betweenconductive traces layer 292 can be formed over a portion ofconductive traces substrate 300 away fromintegrated bump pads 298; however, maskinglayer 292 is not formed aroundintegrated bump pads 298. That is, the portion ofconductive trace layer 292 that would have been used for bump containment during reflow. - In addition, masking
patch 302 is formed onsubstrate 300 interstitially within the array ofintegrated bump pads 298. Maskingpatch 302 is non-wettable material. Maskingpatch 302 can be the same material as maskinglayer 292 and applied during the same processing step, or a different material during a different processing step. Maskingpatch 302 can be formed by selective oxidation, plating, or other treatment of the portion of the trace or pad within the array ofintegrated bump pads 298. Maskingpatch 302 confines bump material flow tointegrated bump pads 298 and prevents leaching of conductive bump material to adjacent structures. - When the bump material is reflowed with masking
patch 302 interstitially disposed within the array ofintegrated bump pads 298, the wetting and surface tension causes the bump material to be confined and retained within the space betweendie bump pads 132 andintegrated bump pads 298 and portion ofsubstrate 300 immediately adjacent toconductive traces integrated bump pads 298. - To achieve the desired confinement property, the bump material can be immersed in a flux solution prior to placement on die
bump pad 132 orintegrated bump pad 298 to selectively render the region contacted by the bump material more wettable than the surrounding area ofconductive traces layer 292 is not needed around diebump pads 132 orintegrated bump pads 298. - Since no SRO is formed around die
bump pads 132 orintegrated bump pads 298,conductive traces conductive traces bump 304 and W is the width ofconductive traces conductive traces -
FIG. 14 shows package-on-package (PoP) 305 with semiconductor die 306 stacked over semiconductor die 308 using die attach adhesive 310. Semiconductor die 306 and 308 each have an active surface containing analog or digital circuits implemented as active devices, passive devices, conductive layers, and dielectric layers formed within the die and electrically interconnected according to the electrical design and function of the die. For example, the circuit may include one or more transistors, diodes, and other circuit elements formed within the active surface to implement analog circuits or digital circuits, such as DSP, ASIC, memory, or other signal processing circuit. Semiconductor die 306 and 308 may also contain IPDs, such as inductors, capacitors, and resistors, for RF signal processing. - Semiconductor die 306 is mounted to
conductive traces 312 formed onsubstrate 314 usingbump material 316 formed oncontact pads 318, using any of the embodiments fromFIGS. 4 a-4 g, 5 a-5 d, 6 a-6 d, 7 a-7 c, or 8 a-8 b. Semiconductor die 308 is electrically connected to contactpads 320 formed onsubstrate 314 usingbond wires 322. The opposite end ofbond wire 322 is bonded to contactpads 324 onsemiconductor die 306. - Masking
layer 326 is formed oversubstrate 314 and opened beyond the footprint of semiconductor die 306. While maskinglayer 326 does not confinebump material 316 toconductive traces 312 during reflow, the open mask can operate as a dam to prevent encapsulant 328 from migrating tocontact pads 320 orbond wires 322 during MUF.Encapsulant 328 is deposited between semiconductor die 308 andsubstrate 314, similar toFIGS. 9 a-9 c. Maskinglayer 326 blocks MUF encapsulant 328 from reachingcontact pads 320 andbond wires 322, which could cause a defect. Maskinglayer 326 allows a larger semiconductor die to be placed on a given substrate without risk ofencapsulant 328 bleeding ontocontact pads 320. - While one or more embodiments of the present invention have been illustrated in detail, the skilled artisan will appreciate that modifications and adaptations to those embodiments may be made without departing from the scope of the present invention as set forth in the following claims.
Claims (25)
Priority Applications (8)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/947,414 US10388626B2 (en) | 2000-03-10 | 2010-11-16 | Semiconductor device and method of forming flipchip interconnect structure |
SG2011003712A SG181205A1 (en) | 2010-11-16 | 2011-01-19 | Semiconductor device and method offorming flipchip interconnect structure |
JP2011009327A JP5952523B2 (en) | 2010-11-16 | 2011-01-19 | Semiconductor device and method for forming flip chip interconnect structure |
SG10201402214VA SG10201402214VA (en) | 2010-11-16 | 2011-01-19 | Semiconductor device and method offorming flipchip interconnect structure |
SG10201809052TA SG10201809052TA (en) | 2010-11-16 | 2011-01-19 | Semiconductor device and method offorming flipchip interconnect structure |
TW100102096A TWI541916B (en) | 2010-11-16 | 2011-01-20 | Semiconductor device and method of forming flipchip interconnect structure |
CN201110058357.1A CN102468197B (en) | 2010-11-16 | 2011-02-21 | Semiconductor device and method of forming flipchip interconnect structure |
KR1020110024060A KR101785729B1 (en) | 2010-11-16 | 2011-03-17 | Semiconductor device and method of forming flipchip interconnect structure |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18857000P | 2000-03-10 | 2000-03-10 | |
US09/802,664 US6815252B2 (en) | 2000-03-10 | 2001-03-09 | Method of forming flip chip interconnection structure |
US10/849,947 US7994636B2 (en) | 2000-03-10 | 2004-05-20 | Flip chip interconnection structure |
US12/947,414 US10388626B2 (en) | 2000-03-10 | 2010-11-16 | Semiconductor device and method of forming flipchip interconnect structure |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/849,947 Continuation-In-Part US7994636B2 (en) | 2000-03-10 | 2004-05-20 | Flip chip interconnection structure |
Publications (3)
Publication Number | Publication Date |
---|---|
US20110074022A1 US20110074022A1 (en) | 2011-03-31 |
US20120241945A9 true US20120241945A9 (en) | 2012-09-27 |
US10388626B2 US10388626B2 (en) | 2019-08-20 |
Family
ID=43779387
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/947,414 Active 2025-07-14 US10388626B2 (en) | 2000-03-10 | 2010-11-16 | Semiconductor device and method of forming flipchip interconnect structure |
Country Status (6)
Country | Link |
---|---|
US (1) | US10388626B2 (en) |
JP (1) | JP5952523B2 (en) |
KR (1) | KR101785729B1 (en) |
CN (1) | CN102468197B (en) |
SG (3) | SG10201402214VA (en) |
TW (1) | TWI541916B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8633588B2 (en) * | 2011-12-21 | 2014-01-21 | Mediatek Inc. | Semiconductor package |
US20140033048A1 (en) * | 2012-07-25 | 2014-01-30 | Moglue Inc. | System for creating interactive electronic documents and control method thereof |
US20160260646A1 (en) * | 2003-11-10 | 2016-09-08 | STATS ChipPAC Pte Ltd. | Semiconductor Device and Method of Self-Confinement of Conductive Bump Material During Reflow Without Solder Mask |
US9659893B2 (en) | 2011-12-21 | 2017-05-23 | Mediatek Inc. | Semiconductor package |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9142533B2 (en) | 2010-05-20 | 2015-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Substrate interconnections having different sizes |
US9425136B2 (en) | 2012-04-17 | 2016-08-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conical-shaped or tier-shaped pillar connections |
US9299674B2 (en) | 2012-04-18 | 2016-03-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump-on-trace interconnect |
US9461008B2 (en) * | 2012-08-16 | 2016-10-04 | Qualcomm Incorporated | Solder on trace technology for interconnect attachment |
US9111817B2 (en) | 2012-09-18 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump structure and method of forming same |
CN104599978B (en) * | 2014-12-31 | 2017-08-01 | 广州兴森快捷电路科技有限公司 | The preparation method of high salient point tin ball is prepared between a kind of spacing small on flip chip base plate |
DE102015105752B4 (en) * | 2015-04-15 | 2021-08-05 | OSRAM Opto Semiconductors Gesellschaft mit beschränkter Haftung | Semiconductor arrangement with reservoir for marker material |
US10141287B2 (en) * | 2015-07-14 | 2018-11-27 | Goertek, Inc. | Transferring method, manufacturing method, device and electronic apparatus of micro-LED |
US20170271175A1 (en) * | 2016-03-16 | 2017-09-21 | Qualcomm Incorporated | Exposed die mold underfill (muf) with fine pitch copper (cu) pillar assembly and bump density |
TWI641097B (en) * | 2016-08-12 | 2018-11-11 | 南茂科技股份有限公司 | Semiconductor package |
US10050021B1 (en) * | 2017-02-16 | 2018-08-14 | Nanya Technology Corporation | Die device, semiconductor device and method for making the same |
KR102446203B1 (en) | 2017-12-12 | 2022-09-23 | 삼성디스플레이 주식회사 | Driving integrated circuit and display device including the same |
TW202042359A (en) * | 2019-05-02 | 2020-11-16 | 南茂科技股份有限公司 | Chip on film package structure |
CN112687629B (en) * | 2020-12-25 | 2024-02-23 | 上海易卜半导体有限公司 | Semiconductor packaging method, semiconductor assembly and electronic device comprising semiconductor assembly |
Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5508561A (en) * | 1993-11-15 | 1996-04-16 | Nec Corporation | Apparatus for forming a double-bump structure used for flip-chip mounting |
US5592736A (en) * | 1993-09-03 | 1997-01-14 | Micron Technology, Inc. | Fabricating an interconnect for testing unpackaged semiconductor dice having raised bond pads |
US5650595A (en) * | 1995-05-25 | 1997-07-22 | International Business Machines Corporation | Electronic module with multiple solder dams in soldermask window |
US5889326A (en) * | 1996-02-27 | 1999-03-30 | Nec Corporation | Structure for bonding semiconductor device to substrate |
US5952840A (en) * | 1996-12-31 | 1999-09-14 | Micron Technology, Inc. | Apparatus for testing semiconductor wafers |
US6137184A (en) * | 1997-04-28 | 2000-10-24 | Nec Corporation | Flip-chip type semiconductor device having recessed-protruded electrodes in press-fit contact |
US6181569B1 (en) * | 1999-06-07 | 2001-01-30 | Kishore K. Chakravorty | Low cost chip size package and method of fabricating the same |
US6229209B1 (en) * | 1995-02-23 | 2001-05-08 | Matsushita Electric Industrial Co., Ltd. | Chip carrier |
US20010005047A1 (en) * | 1999-05-10 | 2001-06-28 | Jimarez Miguel Angel | Flip chip C4 extension structure and process |
US20010013423A1 (en) * | 1996-10-31 | 2001-08-16 | Hormazdyar M. Dalal | Flip chip attach on flexible circuit carrier using chip with metallic cap on solder |
US20020117330A1 (en) * | 1993-11-16 | 2002-08-29 | Formfactor, Inc. | Resilient contact structures formed and then attached to a substrate |
US20020142516A1 (en) * | 2001-03-07 | 2002-10-03 | David Light | Methods of bonding microelectronic elements |
US20040108581A1 (en) * | 2002-07-01 | 2004-06-10 | Tessera, Inc. | Assemblies having stacked semiconductor chips and methods of making same |
US20040201074A1 (en) * | 2003-04-10 | 2004-10-14 | Formfactor, Inc. | Layered microelectronic contact and method for fabricating same |
US20050056933A1 (en) * | 2003-09-17 | 2005-03-17 | Advanced Semiconductor Engineering, Inc. | Bumped wafer with adhesive layer encompassing bumps and manufacturing method thereof |
US6909180B2 (en) * | 2000-05-12 | 2005-06-21 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device, mounting circuit board, method of producing the same, and method of producing mounting structure using the same |
US20050279916A1 (en) * | 2004-05-03 | 2005-12-22 | Tessera, Inc. | Image sensor package and fabrication method |
US20050287706A1 (en) * | 2002-08-29 | 2005-12-29 | Micron Technology, Inc. | Electronic device package |
US20070145548A1 (en) * | 2003-12-22 | 2007-06-28 | Amkor Technology, Inc. | Stack-type semiconductor package and manufacturing method thereof |
US20120098123A1 (en) * | 2010-10-26 | 2012-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Molded Chip Interposer Structure and Methods |
Family Cites Families (114)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3665590A (en) | 1970-01-19 | 1972-05-30 | Ncr Co | Semiconductor flip-chip soldering method |
JPS54105774A (en) | 1978-02-08 | 1979-08-20 | Hitachi Ltd | Method of forming pattern on thin film hybrid integrated circuit |
US4813129A (en) | 1987-06-19 | 1989-03-21 | Hewlett-Packard Company | Interconnect structure for PC boards and integrated circuits |
JPH01226160A (en) | 1988-03-07 | 1989-09-08 | Nippon Telegr & Teleph Corp <Ntt> | Terminal device for connecting electronic parts and manufacture thereof |
US5323035A (en) | 1992-10-13 | 1994-06-21 | Glenn Leedy | Interconnection structure for integrated circuits and method for making same |
US4937653A (en) | 1988-07-21 | 1990-06-26 | American Telephone And Telegraph Company | Semiconductor integrated circuit chip-to-chip interconnection scheme |
US5634267A (en) | 1991-06-04 | 1997-06-03 | Micron Technology, Inc. | Method and apparatus for manufacturing known good semiconductor die |
JPH0797597B2 (en) | 1989-06-02 | 1995-10-18 | 松下電器産業株式会社 | Semiconductor device |
JPH0429338A (en) | 1990-05-24 | 1992-01-31 | Nippon Mektron Ltd | Method circuit board for mounting ic and its mounting |
US5011066A (en) | 1990-07-27 | 1991-04-30 | Motorola, Inc. | Enhanced collapse solder interconnection |
JPH04355933A (en) | 1991-02-07 | 1992-12-09 | Nitto Denko Corp | Packaging structure of flip chip |
US5865365A (en) | 1991-02-19 | 1999-02-02 | Hitachi, Ltd. | Method of fabricating an electronic circuit device |
US5686317A (en) | 1991-06-04 | 1997-11-11 | Micron Technology, Inc. | Method for forming an interconnect having a penetration limited contact structure for establishing a temporary electrical connection with a semiconductor die |
JP3225062B2 (en) | 1991-08-05 | 2001-11-05 | ローム株式会社 | Thermosetting resin sheet and semiconductor element mounting method using the same |
US5219117A (en) | 1991-11-01 | 1993-06-15 | Motorola, Inc. | Method of transferring solder balls onto a semiconductor device |
JP2678958B2 (en) | 1992-03-02 | 1997-11-19 | カシオ計算機株式会社 | Film wiring board and manufacturing method thereof |
US5314651A (en) | 1992-05-29 | 1994-05-24 | Texas Instruments Incorporated | Fine-grain pyroelectric detector material and method |
JP3086081B2 (en) | 1992-08-20 | 2000-09-11 | 日本特殊陶業株式会社 | Wiring board and its manufacturing method |
US5346857A (en) | 1992-09-28 | 1994-09-13 | Motorola, Inc. | Method for forming a flip-chip bond from a gold-tin eutectic |
JP2518508B2 (en) | 1993-04-14 | 1996-07-24 | 日本電気株式会社 | Semiconductor device |
US5386624A (en) | 1993-07-06 | 1995-02-07 | Motorola, Inc. | Method for underencapsulating components on circuit supporting substrates |
US5326428A (en) | 1993-09-03 | 1994-07-05 | Micron Semiconductor, Inc. | Method for testing semiconductor circuitry for operability and method of forming apparatus for testing semiconductor circuitry for operability |
JP3283977B2 (en) | 1993-10-18 | 2002-05-20 | 三菱電機株式会社 | Semiconductor device and manufacturing method thereof |
JPH07122846A (en) | 1993-10-21 | 1995-05-12 | Advantest Corp | Soldering method of small surface mounting part |
JPH07142488A (en) | 1993-11-15 | 1995-06-02 | Nec Corp | Bump structure, formation thereof and flip-chip mounting structure |
JPH07201917A (en) | 1993-12-28 | 1995-08-04 | Matsushita Electric Ind Co Ltd | Circuit formation board and manufacture thereof |
JP2664878B2 (en) | 1994-01-31 | 1997-10-22 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Semiconductor chip package and method of manufacturing the same |
JP2830734B2 (en) | 1994-04-04 | 1998-12-02 | 松下電器産業株式会社 | Wiring board and its manufacturing method |
US5802699A (en) | 1994-06-07 | 1998-09-08 | Tessera, Inc. | Methods of assembling microelectronic assembly with socket for engaging bump leads |
US5519580A (en) | 1994-09-09 | 1996-05-21 | Intel Corporation | Method of controlling solder ball size of BGA IC components |
FR2726397B1 (en) | 1994-10-28 | 1996-11-22 | Commissariat Energie Atomique | ANISOTROPIC CONDUCTIVE FILM FOR MICROCONNECTICS |
DE19524739A1 (en) | 1994-11-17 | 1996-05-23 | Fraunhofer Ges Forschung | Inhomogeneous composition bump contact for surface mounted device flip-chip technology |
JP3353508B2 (en) | 1994-12-20 | 2002-12-03 | ソニー株式会社 | Printed wiring board and electronic device using the same |
JP3209875B2 (en) | 1995-03-23 | 2001-09-17 | 株式会社日立製作所 | Substrate manufacturing method and substrate |
JP2796070B2 (en) | 1995-04-28 | 1998-09-10 | 松下電器産業株式会社 | Method of manufacturing probe card |
JP2770821B2 (en) | 1995-07-27 | 1998-07-02 | 日本電気株式会社 | Semiconductor device mounting method and mounting structure |
US5874780A (en) | 1995-07-27 | 1999-02-23 | Nec Corporation | Method of mounting a semiconductor device to a substrate and a mounted structure |
DE19527661C2 (en) | 1995-07-28 | 1998-02-19 | Optrex Europ Gmbh | Carrier comprising electrical conductors with an electronic component and method for contacting conductors of a substrate with contact warts of an electronic component |
US5872051A (en) | 1995-08-02 | 1999-02-16 | International Business Machines Corporation | Process for transferring material to semiconductor chip conductive pads using a transfer substrate |
DE69622412T2 (en) | 1995-08-29 | 2003-03-20 | Minnesota Mining & Mfg | METHOD FOR PRODUCING AN ELECTRONIC ARRANGEMENT WITH ADHESIVE CONNECTION BY MEANS OF A COMPLETE SUBSTRATE |
US5710071A (en) | 1995-12-04 | 1998-01-20 | Motorola, Inc. | Process for underfilling a flip-chip semiconductor device |
KR0182073B1 (en) | 1995-12-22 | 1999-03-20 | 황인길 | Method of manufacturing semiconductor chip scale semiconductor package |
JP3558459B2 (en) | 1996-02-08 | 2004-08-25 | 沖電気工業株式会社 | Inner lead connection method |
JPH09237802A (en) | 1996-02-28 | 1997-09-09 | Fujitsu Ltd | Electric component |
JPH09260552A (en) | 1996-03-22 | 1997-10-03 | Nec Corp | Mounting structure of semiconductor chip |
KR100216839B1 (en) | 1996-04-01 | 1999-09-01 | 김규현 | Solder ball land structure of bga semiconductor package |
US5940729A (en) | 1996-04-17 | 1999-08-17 | International Business Machines Corp. | Method of planarizing a curved substrate and resulting structure |
JP2828021B2 (en) | 1996-04-22 | 1998-11-25 | 日本電気株式会社 | Bare chip mounting structure and manufacturing method |
US5755909A (en) | 1996-06-26 | 1998-05-26 | Spectra, Inc. | Electroding of ceramic piezoelectric transducers |
JP2870497B2 (en) | 1996-08-01 | 1999-03-17 | 日本電気株式会社 | Semiconductor element mounting method |
JPH1098075A (en) | 1996-09-20 | 1998-04-14 | Toshiba Corp | Semiconductor mounting method, semiconductor mounting device and semiconductor mounting structure |
US5796590A (en) | 1996-11-05 | 1998-08-18 | Micron Electronics, Inc. | Assembly aid for mounting packaged integrated circuit devices to printed circuit boards |
JP2924830B2 (en) | 1996-11-15 | 1999-07-26 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US5931371A (en) | 1997-01-16 | 1999-08-03 | Ford Motor Company | Standoff controlled interconnection |
JPH10233413A (en) | 1997-02-21 | 1998-09-02 | Nec Kansai Ltd | Semiconductor device and its manufacture and wiring board |
JP3500032B2 (en) | 1997-03-13 | 2004-02-23 | 日本特殊陶業株式会社 | Wiring board and method of manufacturing the same |
JP3346263B2 (en) | 1997-04-11 | 2002-11-18 | イビデン株式会社 | Printed wiring board and manufacturing method thereof |
JP3070514B2 (en) | 1997-04-28 | 2000-07-31 | 日本電気株式会社 | Semiconductor device having protruding electrode, method of mounting semiconductor device, and mounting structure thereof |
WO1999000842A1 (en) | 1997-06-26 | 1999-01-07 | Hitachi Chemical Company, Ltd. | Substrate for mounting semiconductor chips |
JPH1126919A (en) | 1997-06-30 | 1999-01-29 | Fuji Photo Film Co Ltd | Printed wiring board |
US6337522B1 (en) | 1997-07-10 | 2002-01-08 | International Business Machines Corporation | Structure employing electrically conductive adhesives |
EP1025587A4 (en) | 1997-07-21 | 2000-10-04 | Aguila Technologies Inc | Semiconductor flip-chip package and method for the fabrication thereof |
US6335571B1 (en) | 1997-07-21 | 2002-01-01 | Miguel Albert Capote | Semiconductor flip-chip package and method for the fabrication thereof |
US5985456A (en) | 1997-07-21 | 1999-11-16 | Miguel Albert Capote | Carboxyl-containing polyunsaturated fluxing adhesive for attaching integrated circuits |
JP3028791B2 (en) | 1997-08-06 | 2000-04-04 | 日本電気株式会社 | How to mount chip components |
US6121143A (en) | 1997-09-19 | 2000-09-19 | 3M Innovative Properties Company | Abrasive articles comprising a fluorochemical agent for wafer surface modification |
US6448665B1 (en) | 1997-10-15 | 2002-09-10 | Kabushiki Kaisha Toshiba | Semiconductor package and manufacturing method thereof |
SG71734A1 (en) | 1997-11-21 | 2000-04-18 | Inst Materials Research & Eng | Area array stud bump flip chip and assembly process |
JP3381593B2 (en) | 1997-12-22 | 2003-03-04 | 松下電器産業株式会社 | How to mount electronic components with bumps |
JP3819576B2 (en) | 1997-12-25 | 2006-09-13 | 沖電気工業株式会社 | Semiconductor device and manufacturing method thereof |
JPH11204913A (en) | 1998-01-09 | 1999-07-30 | Sony Corp | Circuit board, mounting method and printed circuit board |
US6200143B1 (en) | 1998-01-09 | 2001-03-13 | Tessera, Inc. | Low insertion force connector for microelectronic elements |
US6037192A (en) | 1998-01-22 | 2000-03-14 | Nortel Networks Corporation | Process of assembling an integrated circuit and a terminal substrate using solder reflow and adhesive cure |
US6426636B1 (en) | 1998-02-11 | 2002-07-30 | International Business Machines Corporation | Wafer probe interface arrangement with nonresilient probe elements and support structure |
US5953814A (en) | 1998-02-27 | 1999-09-21 | Delco Electronics Corp. | Process for producing flip chip circuit board assembly exhibiting enhanced reliability |
US6324754B1 (en) | 1998-03-25 | 2001-12-04 | Tessera, Inc. | Method for fabricating microelectronic assemblies |
US6329605B1 (en) | 1998-03-26 | 2001-12-11 | Tessera, Inc. | Components with conductive solder mask layers |
JP2000031204A (en) | 1998-07-07 | 2000-01-28 | Ricoh Co Ltd | Manufacture of semiconductor package |
US6189208B1 (en) | 1998-09-11 | 2001-02-20 | Polymer Flip Chip Corp. | Flip chip mounting technique |
JP2000133672A (en) | 1998-10-28 | 2000-05-12 | Seiko Epson Corp | Semiconductor device, its manufacture, circuit board, and electronic apparatus |
JP3346320B2 (en) | 1999-02-03 | 2002-11-18 | カシオ計算機株式会社 | Semiconductor device and manufacturing method thereof |
SG88747A1 (en) | 1999-03-01 | 2002-05-21 | Motorola Inc | A method and machine for underfilling an assembly to form a semiconductor package |
US6483195B1 (en) | 1999-03-16 | 2002-11-19 | Sumitomo Bakelite Company Limited | Transfer bump street, semiconductor flip chip and method of producing same |
US6173887B1 (en) | 1999-06-24 | 2001-01-16 | International Business Machines Corporation | Method of making electrically conductive contacts on substrates |
JP2001068836A (en) | 1999-08-27 | 2001-03-16 | Mitsubishi Electric Corp | Printed wiring board and semicondcutor module, and manufacture thereof |
TW429492B (en) | 1999-10-21 | 2001-04-11 | Siliconware Precision Industries Co Ltd | Ball grid array package and its fabricating method |
JP4903966B2 (en) * | 2000-03-10 | 2012-03-28 | スタッツ・チップパック・インコーポレイテッド | Flip chip bonding structure and method for forming flip chip bonding structure |
JP2001339011A (en) | 2000-03-24 | 2001-12-07 | Shinko Electric Ind Co Ltd | Semiconductor device and its manufacturing method |
US6573610B1 (en) | 2000-06-02 | 2003-06-03 | Siliconware Precision Industries Co., Ltd. | Substrate of semiconductor package for flip chip package |
US6201305B1 (en) | 2000-06-09 | 2001-03-13 | Amkor Technology, Inc. | Making solder ball mounting pads on substrates |
JP3554533B2 (en) | 2000-10-13 | 2004-08-18 | シャープ株式会社 | Chip-on-film tape and semiconductor device |
JP2002134541A (en) | 2000-10-23 | 2002-05-10 | Citizen Watch Co Ltd | Semiconductor device and its fabrication method and packaging structure of the device |
US8158508B2 (en) | 2001-03-05 | 2012-04-17 | Megica Corporation | Structure and manufacturing method of a chip scale package |
US7242099B2 (en) | 2001-03-05 | 2007-07-10 | Megica Corporation | Chip package with multiple chips connected by bumps |
US6818545B2 (en) | 2001-03-05 | 2004-11-16 | Megic Corporation | Low fabrication cost, fine pitch and high reliability solder bump |
US6893901B2 (en) | 2001-05-14 | 2005-05-17 | Fairchild Semiconductor Corporation | Carrier with metal bumps for semiconductor die packages |
JP4663165B2 (en) | 2001-06-27 | 2011-03-30 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method thereof |
JP3787295B2 (en) | 2001-10-23 | 2006-06-21 | ローム株式会社 | Semiconductor device |
TW507341B (en) | 2001-11-01 | 2002-10-21 | Siliconware Precision Industries Co Ltd | Substrate capable of preventing delamination of chip and semiconductor encapsulation having such a substrate |
JP4114483B2 (en) | 2003-01-10 | 2008-07-09 | セイコーエプソン株式会社 | Semiconductor chip mounting method, semiconductor mounting substrate, electronic device and electronic equipment |
US7271497B2 (en) | 2003-03-10 | 2007-09-18 | Fairchild Semiconductor Corporation | Dual metal stud bumping for flip chip applications |
US7758351B2 (en) | 2003-04-11 | 2010-07-20 | Neoconix, Inc. | Method and system for batch manufacturing of spring elements |
JP4928945B2 (en) | 2003-11-10 | 2012-05-09 | スタッツ・チップパック・インコーポレイテッド | Bump-on-lead flip chip interconnect |
US7576427B2 (en) | 2004-05-28 | 2009-08-18 | Stellar Micro Devices | Cold weld hermetic MEMS package and method of manufacture |
KR20070107154A (en) | 2005-03-25 | 2007-11-06 | 스태츠 칩팩, 엘티디. | Flip chip interconnection having narrow interconnection sites on the substrate |
JP2007064841A (en) | 2005-08-31 | 2007-03-15 | Advantest Corp | Calibration board for electronic component tester |
KR100691443B1 (en) | 2005-11-16 | 2007-03-09 | 삼성전기주식회사 | Flip chip package and fabrication method of the same |
JP2007214230A (en) | 2006-02-08 | 2007-08-23 | Cmk Corp | Printed wiring board |
US7829998B2 (en) | 2007-05-04 | 2010-11-09 | Stats Chippac, Ltd. | Semiconductor wafer having through-hole vias on saw streets with backside redistribution layer |
JP5012896B2 (en) * | 2007-06-26 | 2012-08-29 | 株式会社村田製作所 | Manufacturing method of component-embedded substrate |
WO2009090896A1 (en) | 2008-01-17 | 2009-07-23 | Murata Manufacturing Co., Ltd. | Electronic component |
JP2009177061A (en) * | 2008-01-28 | 2009-08-06 | Nec Electronics Corp | Semiconductor apparatus and method of manufacturing the same |
JP2010141055A (en) * | 2008-12-10 | 2010-06-24 | Sanyo Electric Co Ltd | Semiconductor module, method of manufacturing semiconductor module, and portable equipment |
US9599665B2 (en) | 2013-05-21 | 2017-03-21 | Advantest Corporation | Low overdrive probes with high overdrive substrate |
-
2010
- 2010-11-16 US US12/947,414 patent/US10388626B2/en active Active
-
2011
- 2011-01-19 SG SG10201402214VA patent/SG10201402214VA/en unknown
- 2011-01-19 SG SG2011003712A patent/SG181205A1/en unknown
- 2011-01-19 SG SG10201809052TA patent/SG10201809052TA/en unknown
- 2011-01-19 JP JP2011009327A patent/JP5952523B2/en active Active
- 2011-01-20 TW TW100102096A patent/TWI541916B/en active
- 2011-02-21 CN CN201110058357.1A patent/CN102468197B/en active Active
- 2011-03-17 KR KR1020110024060A patent/KR101785729B1/en active IP Right Grant
Patent Citations (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5592736A (en) * | 1993-09-03 | 1997-01-14 | Micron Technology, Inc. | Fabricating an interconnect for testing unpackaged semiconductor dice having raised bond pads |
US5508561A (en) * | 1993-11-15 | 1996-04-16 | Nec Corporation | Apparatus for forming a double-bump structure used for flip-chip mounting |
US20020117330A1 (en) * | 1993-11-16 | 2002-08-29 | Formfactor, Inc. | Resilient contact structures formed and then attached to a substrate |
US6229209B1 (en) * | 1995-02-23 | 2001-05-08 | Matsushita Electric Industrial Co., Ltd. | Chip carrier |
US5650595A (en) * | 1995-05-25 | 1997-07-22 | International Business Machines Corporation | Electronic module with multiple solder dams in soldermask window |
US5889326A (en) * | 1996-02-27 | 1999-03-30 | Nec Corporation | Structure for bonding semiconductor device to substrate |
US20010013423A1 (en) * | 1996-10-31 | 2001-08-16 | Hormazdyar M. Dalal | Flip chip attach on flexible circuit carrier using chip with metallic cap on solder |
US5952840A (en) * | 1996-12-31 | 1999-09-14 | Micron Technology, Inc. | Apparatus for testing semiconductor wafers |
US6137184A (en) * | 1997-04-28 | 2000-10-24 | Nec Corporation | Flip-chip type semiconductor device having recessed-protruded electrodes in press-fit contact |
US20010005047A1 (en) * | 1999-05-10 | 2001-06-28 | Jimarez Miguel Angel | Flip chip C4 extension structure and process |
US6181569B1 (en) * | 1999-06-07 | 2001-01-30 | Kishore K. Chakravorty | Low cost chip size package and method of fabricating the same |
US6909180B2 (en) * | 2000-05-12 | 2005-06-21 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device, mounting circuit board, method of producing the same, and method of producing mounting structure using the same |
US20020142516A1 (en) * | 2001-03-07 | 2002-10-03 | David Light | Methods of bonding microelectronic elements |
US20040108581A1 (en) * | 2002-07-01 | 2004-06-10 | Tessera, Inc. | Assemblies having stacked semiconductor chips and methods of making same |
US20050287706A1 (en) * | 2002-08-29 | 2005-12-29 | Micron Technology, Inc. | Electronic device package |
US20040201074A1 (en) * | 2003-04-10 | 2004-10-14 | Formfactor, Inc. | Layered microelectronic contact and method for fabricating same |
US20050056933A1 (en) * | 2003-09-17 | 2005-03-17 | Advanced Semiconductor Engineering, Inc. | Bumped wafer with adhesive layer encompassing bumps and manufacturing method thereof |
US20070145548A1 (en) * | 2003-12-22 | 2007-06-28 | Amkor Technology, Inc. | Stack-type semiconductor package and manufacturing method thereof |
US20050279916A1 (en) * | 2004-05-03 | 2005-12-22 | Tessera, Inc. | Image sensor package and fabrication method |
US20120098123A1 (en) * | 2010-10-26 | 2012-04-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Molded Chip Interposer Structure and Methods |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160260646A1 (en) * | 2003-11-10 | 2016-09-08 | STATS ChipPAC Pte Ltd. | Semiconductor Device and Method of Self-Confinement of Conductive Bump Material During Reflow Without Solder Mask |
US9899286B2 (en) * | 2003-11-10 | 2018-02-20 | STATS ChipPAC Pte. Ltd. | Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask |
US8633588B2 (en) * | 2011-12-21 | 2014-01-21 | Mediatek Inc. | Semiconductor package |
US9142526B2 (en) | 2011-12-21 | 2015-09-22 | Mediatek Inc. | Semiconductor package with solder resist capped trace to prevent underfill delamination |
US9640505B2 (en) | 2011-12-21 | 2017-05-02 | Mediatek Inc. | Semiconductor package with trace covered by solder resist |
US9659893B2 (en) | 2011-12-21 | 2017-05-23 | Mediatek Inc. | Semiconductor package |
US20140033048A1 (en) * | 2012-07-25 | 2014-01-30 | Moglue Inc. | System for creating interactive electronic documents and control method thereof |
Also Published As
Publication number | Publication date |
---|---|
SG10201809052TA (en) | 2018-11-29 |
TW201225193A (en) | 2012-06-16 |
SG181205A1 (en) | 2012-06-28 |
US10388626B2 (en) | 2019-08-20 |
JP2012109507A (en) | 2012-06-07 |
TWI541916B (en) | 2016-07-11 |
JP5952523B2 (en) | 2016-07-13 |
CN102468197A (en) | 2012-05-23 |
KR20120052844A (en) | 2012-05-24 |
SG10201402214VA (en) | 2014-09-26 |
US20110074022A1 (en) | 2011-03-31 |
CN102468197B (en) | 2017-04-26 |
KR101785729B1 (en) | 2017-11-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9899286B2 (en) | Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask | |
US9679811B2 (en) | Semiconductor device and method of confining conductive bump material with solder mask patch | |
US10388626B2 (en) | Semiconductor device and method of forming flipchip interconnect structure | |
US9385101B2 (en) | Semiconductor device and method of forming bump-on-lead interconnection | |
US9345148B2 (en) | Semiconductor device and method of forming flipchip interconnection structure with bump on partial pad | |
US9418913B2 (en) | Semiconductor device and method of forming insulating layer on conductive traces for electrical isolation in fine pitch bonding | |
US10580749B2 (en) | Semiconductor device and method of forming high routing density interconnect sites on substrate | |
US8884430B2 (en) | Semiconductor device and method of confining conductive bump material during reflow with solder mask patch | |
US8350384B2 (en) | Semiconductor device and method of forming electrical interconnect with stress relief void | |
US20110074047A1 (en) | Semiconductor Device and Method of Forming Pad Layout for Flipchip Semiconductor Die | |
US9258904B2 (en) | Semiconductor device and method of forming narrow interconnect sites on substrate with elongated mask openings | |
KR101979024B1 (en) | Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: STATS CHIPPAC, LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PENDSE, RAJENDRA D.;REEL/FRAME:025436/0835 Effective date: 20101201 |
|
AS | Assignment |
Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT, HONG KONG Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748 Effective date: 20150806 Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748 Effective date: 20150806 |
|
AS | Assignment |
Owner name: STATS CHIPPAC PTE. LTE., SINGAPORE Free format text: CHANGE OF NAME;ASSIGNOR:STATS CHIPPAC LTD.;REEL/FRAME:038378/0427 Effective date: 20160329 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: STATS CHIPPAC PTE. LTD. FORMERLY KNOWN AS STATS CHIPPAC LTD., SINGAPORE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT;REEL/FRAME:053476/0094 Effective date: 20190503 Owner name: STATS CHIPPAC, INC., CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT;REEL/FRAME:053476/0094 Effective date: 20190503 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |