US20130023089A1 - Less expensive high power plastic surface mount package - Google Patents

Less expensive high power plastic surface mount package Download PDF

Info

Publication number
US20130023089A1
US20130023089A1 US13/624,775 US201213624775A US2013023089A1 US 20130023089 A1 US20130023089 A1 US 20130023089A1 US 201213624775 A US201213624775 A US 201213624775A US 2013023089 A1 US2013023089 A1 US 2013023089A1
Authority
US
United States
Prior art keywords
solder
die
heatsink
solder paste
specified
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US13/624,775
Inventor
Tracy Autry
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microsemi Corp
Original Assignee
Microsemi Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microsemi Corp filed Critical Microsemi Corp
Priority to US13/624,775 priority Critical patent/US20130023089A1/en
Publication of US20130023089A1 publication Critical patent/US20130023089A1/en
Assigned to MICROSEMI CORPORATION reassignment MICROSEMI CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AUTRY, TRACY
Assigned to BANK OF AMERICA, N.A., AS COLLATERAL AGENT reassignment BANK OF AMERICA, N.A., AS COLLATERAL AGENT SECURITY AGREEMENT Assignors: MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP, MICROSEMI CORPORATION, MICROSEMI FREQUENCY AND TIME CORPORATION, Microsemi Semiconductor (U.S.) Inc., MICROSEMI SOC CORP.
Assigned to MICROSEMI CORP.-MEMORY AND STORAGE SOLUTIONS (F/K/A WHITE ELECTRONIC DESIGNS CORPORATION), AN INDIANA CORPORATION, MICROSEMI SEMICONDUCTOR (U.S.) INC., A DELAWARE CORPORATION, MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMICONDUCTOR CORPORATION), A DELAWARE CORPORATION, MICROSEMI FREQUENCY AND TIME CORPORATION, A DELAWARE CORPORATION, MICROSEMI CORPORATION, MICROSEMI SOC CORP., A CALIFORNIA CORPORATION, MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP, A DELAWARE CORPORATION reassignment MICROSEMI CORP.-MEMORY AND STORAGE SOLUTIONS (F/K/A WHITE ELECTRONIC DESIGNS CORPORATION), AN INDIANA CORPORATION RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: BANK OF AMERICA, N.A.
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42—Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433—Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334—Auxiliary members in encapsulations
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/49513—Lead-frames or other flat leads characterised by the die pad having bonding material between chip and die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/37099—Material
    • H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/37147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/83801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/0132—Binary Alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/156—Material
    • H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress

Definitions

  • the present invention is generally related to semiconductor packages, and more particularly to large area high power dies having thermal cooling.
  • Semiconductor packages typically comprise an enclosed die that generates a certain amount of heat during operation. Some semiconductor dies are high power devices that generate a significant amount of heat, such as transient voltage suppressors. Cooling devices are often employed to facilitate the dissipation of thermal heat, such as heatsinks and the like. Typically, the semiconductor die is mechanically and thermally coupled to the heatsink, and may be joined thereto by a thin solder bond line.
  • Semiconductor die typically have a low coefficient of thermal expansion, such as silicon die.
  • heatsinks typically have a high thermal coefficient of thermal expansion as they typically comprise of metal materials.
  • the materials expand at different rates as a function of temperature during operation which can crack and damage the die over varying operating temperatures. It is conventional in the industry to implement more expensive materials to thermally match and join the die to the high coefficient of thermal expansion materials.
  • these thermal matching materials are interposed between the die and the thermal cooling member, such as the heatsink.
  • the present invention achieves technical advantages as a high power surface mount package including a thick bond line of solder interposed between the die and a heatsink, and between the die and a lead frame, wherein the lead frame has the same coefficient of thermal expansion as the heatsink.
  • the heatsink and the lead frame are comprised of the same material.
  • the package can be assembled using standard automated equipment, and does not require a weight or clip to force the parts close together, which force typically reduces the solder bond line thickness.
  • the thermal stresses on each side of the die are effectively balanced to prevent damage to the die over temperature cycles, allowing for a large surface area die to be packaged with conventional and inexpensive materials.
  • One type of die that benefits from the present invention can include a transient voltage suppressor, but could include other dies generating a significant amount of heat, such as those in excess of 0.200 inches square.
  • FIG. 1 is a side elevational view of a large area high power semiconductor die package according to one preferred embodiment of the present invention
  • FIG. 2 is a side sectional view taken vertically thru the package of FIG. 1 , illustrating the thick solder bond lines disposed between the die and the respective heatsink and lead frame;
  • FIG. 3 is a flow diagram of an assembly process according to one preferred embodiment of the present invention.
  • Package 10 is seen to comprise a large surface area die 12 interposed between a large heatsink 14 and a lead frame 16 in a sandwich-like configuration.
  • a relatively thick solder bond line 20 is disposed between the lower major surface of the large die 12 and heatsink 14 .
  • a relatively thick solder bond line 22 is formed between the top major surface of the die 12 and the lead frame 16 thereabove, as shown.
  • the heatsink 14 and the lead frame 16 have substantially the same coefficient of thermal expansion.
  • the heatsink 14 and the lead frame 16 are comprised of the same materials, and thus have the same coefficient of thermal expansion.
  • both the heatsink and the lead frame are comprised of copper, although limitation to this material is not to be inferred.
  • the thicknesses of the solder bond lines 20 and 22 are relatively thick and thus provide additional mechanical support to the die 12 to prevent flexing.
  • the thickness of these solder bond lines 20 and 22 are preferably at least 0.005 inches thickness, although this thickness could be greater than or less than this thickness as desired, such as 0.001 inches or even 0.010 inches or greater, depending on the designed parameters, expected temperature cycles for intended operation of the die, and the choice of materials for the heatsink 14 and lead frame 16 .
  • These solder bond lines are easily formed during manufacture by eliminating a weight or clipping force of the package during heating to melt/reflow the solder materials. It is noted that the thickness of the solder bond lines 20 and 22 are exaggerated in FIG. 2 for purposes of illustration.
  • the thick solder bond lines 20 and 22 are comprised of very common inexpensive materials, such as a Pb/Tin solder paste.
  • the solder paste may have a melting point of 280° Celsius and is re-flowed at 300° Celsius.
  • Solder paste comprised of 88Pb10Sn2Ag has been found to be suitable, and limitation to this material is not to be inferred.
  • a typical die size may be 0.200 inches square or greater, and may have a surface area of 0.210 inches square in one preferred embodiment, and have a thickness of 0.012 inches.
  • the semiconductor may be a diode, such as a transient voltage suppressor suitable for use in an automotive application.
  • FIG. 3 in view of FIG. 2 , one preferred method for packaging the present invention is shown.
  • the lead frame 16 is loaded into an alignment fixture (not shown).
  • a solder paste corresponding to solder bond line 22 is dispensed onto the lead frame 16 , such as a Pb/Tin solder as previously described.
  • step 34 the die 12 is placed onto the solder paste of step 32 .
  • solder paste is dispensed onto the die 12 , which may also be an inexpensive conventional Pb/Tin solder having the same or similar thickness as the solder paste dispensed in step 32 .
  • the width of the solder paste may differ from that of step 32 , depending on the length/width of the die and the dimensions of the lead frame 16 .
  • step 38 the heatsink 14 is placed on the solder paste dispensed in step 36 .
  • the lead frame 16 and heatsink 14 are comprised of the same material, such as copper, as previously described.
  • the stack of parts from steps 30 , 32 , 34 , 36 and 38 are put thru a 300° Celsius oven to re-flow the solder paste and advantageously form the thick solder bond lines 20 and 22 .
  • the stack of parts are not provided with a weight or clip to force the piece parts closed together during solder re-flow, which would otherwise reduce the thickness of the solder bond lines 20 and 22 . It is noted that other methods can be used to control the bond line thickness as desired.
  • step 42 the parts are cleaned to remove residue from the solder paste created during the re-flow solder.
  • the sub-assembly is over molded with a transfer mold compound, shown in phantom lines, which may comprise of plastic, but could also comprise of ceramic or other materials as desired.
  • the assembly is post cured in an oven at 175° Celsius for about 1 hour to complete curing the mold compound.

Abstract

A high power surface mount package including a thick bond line of solder interposed between the die and a heatsink, and between the die and a lead frame, wherein the lead frame has the same coefficient of thermal expansion as the heatsink. The heatsink and the lead frame preferably comprise the same material. The package can be assembled using standard automated equipment, and does not require a weight or clip to force the parts close together, which force typically reduces the solder bond line thickness. Advantageously, the thermal stresses on each side of the die are effectively balanced, allowing for a large surface area die to be packaged with conventional and less expensive materials. One type of die that benefits from the present invention can include a transient voltage suppressor, but could include other dies generating a significant amount of heat, such as those in excess of 0.200 inches square.

Description

    CROSS REFERENCE TO RELATED APPLICATIONS
  • This application is a division of U.S. Ser. No. 12/590,377, filed Nov. 6, 2009, now U.S. Pat. No. 8,274,164 to issue Sep. 25, 2012, which claims the benefit of U.S. Ser. No. 61/198,478 filed Nov. 6, 2008, entitled “Less Expensive High Power Plastic Surface Mount Package,” the teachings of which are incorporated herein by reference.
    • FIELD OF THE INVENTION
  • The present invention is generally related to semiconductor packages, and more particularly to large area high power dies having thermal cooling.
    • BACKGROUND OF THE INVENTION
  • Semiconductor packages typically comprise an enclosed die that generates a certain amount of heat during operation. Some semiconductor dies are high power devices that generate a significant amount of heat, such as transient voltage suppressors. Cooling devices are often employed to facilitate the dissipation of thermal heat, such as heatsinks and the like. Typically, the semiconductor die is mechanically and thermally coupled to the heatsink, and may be joined thereto by a thin solder bond line.
  • Semiconductor die typically have a low coefficient of thermal expansion, such as silicon die. In contrast, heatsinks typically have a high thermal coefficient of thermal expansion as they typically comprise of metal materials. Thus, the materials expand at different rates as a function of temperature during operation which can crack and damage the die over varying operating temperatures. It is conventional in the industry to implement more expensive materials to thermally match and join the die to the high coefficient of thermal expansion materials. Typically, these thermal matching materials are interposed between the die and the thermal cooling member, such as the heatsink.
  • There is desired a less expensive high power surface mount package that eliminates the need for expensive thermal matching materials, and particularly a large surface area die having large surface areas.
    • SUMMARY OF INVENTION
  • The present invention achieves technical advantages as a high power surface mount package including a thick bond line of solder interposed between the die and a heatsink, and between the die and a lead frame, wherein the lead frame has the same coefficient of thermal expansion as the heatsink. In one preferred embodiment, the heatsink and the lead frame are comprised of the same material. The package can be assembled using standard automated equipment, and does not require a weight or clip to force the parts close together, which force typically reduces the solder bond line thickness. Advantageously, the thermal stresses on each side of the die are effectively balanced to prevent damage to the die over temperature cycles, allowing for a large surface area die to be packaged with conventional and inexpensive materials. One type of die that benefits from the present invention can include a transient voltage suppressor, but could include other dies generating a significant amount of heat, such as those in excess of 0.200 inches square.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a side elevational view of a large area high power semiconductor die package according to one preferred embodiment of the present invention;
  • FIG. 2 is a side sectional view taken vertically thru the package of FIG. 1, illustrating the thick solder bond lines disposed between the die and the respective heatsink and lead frame; and
  • FIG. 3 is a flow diagram of an assembly process according to one preferred embodiment of the present invention.
    •  DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
  • Referring now to FIG. 1 there is generally shown at 10 a high power surface mount package according to one preferred embodiment of the present invention. Package 10 is seen to comprise a large surface area die 12 interposed between a large heatsink 14 and a lead frame 16 in a sandwich-like configuration.
  • Referring to FIG. 2 there is shown an enlarged side sectional view of the package 10 shown in FIG. 1. Advantageously, a relatively thick solder bond line 20 is disposed between the lower major surface of the large die 12 and heatsink 14. In addition, a relatively thick solder bond line 22 is formed between the top major surface of the die 12 and the lead frame 16 thereabove, as shown. According to one aspect of the present invention, the heatsink 14 and the lead frame 16 have substantially the same coefficient of thermal expansion. In another aspect of the present invention, the heatsink 14 and the lead frame 16 are comprised of the same materials, and thus have the same coefficient of thermal expansion. In one preferred embodiment, both the heatsink and the lead frame are comprised of copper, although limitation to this material is not to be inferred.
  • The thicknesses of the solder bond lines 20 and 22 are relatively thick and thus provide additional mechanical support to the die 12 to prevent flexing. The thickness of these solder bond lines 20 and 22 are preferably at least 0.005 inches thickness, although this thickness could be greater than or less than this thickness as desired, such as 0.001 inches or even 0.010 inches or greater, depending on the designed parameters, expected temperature cycles for intended operation of the die, and the choice of materials for the heatsink 14 and lead frame 16. These solder bond lines are easily formed during manufacture by eliminating a weight or clipping force of the package during heating to melt/reflow the solder materials. It is noted that the thickness of the solder bond lines 20 and 22 are exaggerated in FIG. 2 for purposes of illustration.
  • Advantageously, matching the coefficient of thermal expansion of the heatsink 14 to the lead frame 16 balances any residual mechanical stress to the large surface area die 12 due to any thermal expansion mismatch. Preferably, the thick solder bond lines 20 and 22 are comprised of very common inexpensive materials, such as a Pb/Tin solder paste. In one preferred embodiment, the solder paste may have a melting point of 280° Celsius and is re-flowed at 300° Celsius. Solder paste comprised of 88Pb10Sn2Ag has been found to be suitable, and limitation to this material is not to be inferred.
  • A typical die size may be 0.200 inches square or greater, and may have a surface area of 0.210 inches square in one preferred embodiment, and have a thickness of 0.012 inches. In one preferred embodiment, the semiconductor may be a diode, such as a transient voltage suppressor suitable for use in an automotive application.
    • METHOD OF MANUFACTURE
  • Referring to FIG. 3 in view of FIG. 2, one preferred method for packaging the present invention is shown.
  • At step 30, the lead frame 16 is loaded into an alignment fixture (not shown).
  • At step 32, a solder paste corresponding to solder bond line 22 is dispensed onto the lead frame 16, such as a Pb/Tin solder as previously described.
  • At step 34, the die 12 is placed onto the solder paste of step 32.
  • At step 36 solder paste is dispensed onto the die 12, which may also be an inexpensive conventional Pb/Tin solder having the same or similar thickness as the solder paste dispensed in step 32. The width of the solder paste may differ from that of step 32, depending on the length/width of the die and the dimensions of the lead frame 16.
  • At step 38, the heatsink 14 is placed on the solder paste dispensed in step 36.
  • Preferably, the lead frame 16 and heatsink 14 are comprised of the same material, such as copper, as previously described.
  • At step 40, the stack of parts from steps 30, 32, 34, 36 and 38 are put thru a 300° Celsius oven to re-flow the solder paste and advantageously form the thick solder bond lines 20 and 22. Advantageously, the stack of parts are not provided with a weight or clip to force the piece parts closed together during solder re-flow, which would otherwise reduce the thickness of the solder bond lines 20 and 22. It is noted that other methods can be used to control the bond line thickness as desired.
  • At step 42 the parts are cleaned to remove residue from the solder paste created during the re-flow solder.
  • At step 44, the sub-assembly is over molded with a transfer mold compound, shown in phantom lines, which may comprise of plastic, but could also comprise of ceramic or other materials as desired.
  • At step 46, the assembly is post cured in an oven at 175° Celsius for about 1 hour to complete curing the mold compound.
  • Though the invention has been described with respect to a specific preferred embodiment, many variations and modifications will become apparent to those skilled in the art upon reading the present application. The intention is therefore that the appended claims be interpreted as broadly as possible in view of the prior art to include all such variations and modifications.

Claims (17)

1. A method of forming a semiconductor package, comprising the steps of:
disposing a first solder paste having a first coefficient of thermal expansion on a lead;
disposing a semiconductor die on the first solder paste;
disposing a second solder paste on the semiconductor die;
disposing a heatsink having a second coefficient of thermal expansion on the second solder paste; and
heating the recited elements above to melt the first and second solder paste.
2. The method as specified in claim 1 wherein no force is applied to the recited elements during the heating step.
3. The method as specified in claim 1 wherein the lead and the heatsink are comprised of the same material.
4. The method as specified in claim 1 wherein the first coefficient of thermal expansion and the second coefficient of thermal expansion are the same.
5. The method as specified in claim 1 wherein the first solder material has a thickness of at least 0.005 inches.
6. The method as specified in claim 4 wherein the second solder material has a thickness of at least 0.005 inches.
7. The method as specified in claim 1 wherein the first and second solder materials have coefficients of thermal expansion that are substantially the same.
8. The method as specified in claim 6 wherein the first and second solder materials are comprised of the same material.
9. The method as specified in claim 6 wherein at least the first solder material or the second solder material is comprised of lead and tin.
10. The method as specified in claim 8 wherein both the first solder material and the second solder material are comprised of 88Pb10Sn2Ag solder.
11. A method of forming a semiconductor package, comprising the steps of:
disposing a first solder paste having a first coefficient of thermal expansion on a lead;
disposing a semiconductor die on the first solder paste;
disposing a second solder paste on the semiconductor die;
disposing a heatsink having a second coefficient of thermal expansion on the second solder paste; and
heating the recited elements above to melt the first and second solder paste;
wherein the first solder paste has a first thickness and is disposed continuously between the semiconductor die and the lead;
wherein the first solder paste has a thickness within the range of 0.005 to 0.01 inches;
wherein the second solder paste has a thickness within the range of 0.005 to 0.01 inches; and
wherein the first coefficient of thermal expansion and the second coefficient of thermal expansion are substantially the same.
12. The method as specified in claim 11 wherein no force is applied to the recited elements during the heating step.
13. The method as specified in claim 11 wherein the lead and the heatsink are comprised of the same material.
14. The method as specified in claim 11 wherein the first and second solder pastes are comprised of the same material.
15. The method as specified in claim 11 wherein at least the first solder paste or the second solder paste is comprised of lead and tin.
16. The method as specified in claim 11 wherein both the first solder paste and the second solder paste are comprised of 88Pb10Sn2Ag solder.
17. The method as specified in claim 11 wherein the first and second solder pastes have coefficients of thermal expansion that are substantially the same.
US13/624,775 2008-11-06 2012-09-21 Less expensive high power plastic surface mount package Abandoned US20130023089A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US13/624,775 US20130023089A1 (en) 2008-11-06 2012-09-21 Less expensive high power plastic surface mount package

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US19847808P 2008-11-06 2008-11-06
US12/590,377 US8274164B2 (en) 2008-11-06 2009-11-06 Less expensive high power plastic surface mount package
US13/624,775 US20130023089A1 (en) 2008-11-06 2012-09-21 Less expensive high power plastic surface mount package

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US12/590,377 Division US8274164B2 (en) 2008-11-06 2009-11-06 Less expensive high power plastic surface mount package

Publications (1)

Publication Number Publication Date
US20130023089A1 true US20130023089A1 (en) 2013-01-24

Family

ID=42130387

Family Applications (2)

Application Number Title Priority Date Filing Date
US12/590,377 Expired - Fee Related US8274164B2 (en) 2008-11-06 2009-11-06 Less expensive high power plastic surface mount package
US13/624,775 Abandoned US20130023089A1 (en) 2008-11-06 2012-09-21 Less expensive high power plastic surface mount package

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US12/590,377 Expired - Fee Related US8274164B2 (en) 2008-11-06 2009-11-06 Less expensive high power plastic surface mount package

Country Status (1)

Country Link
US (2) US8274164B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11069600B2 (en) * 2019-05-24 2021-07-20 Infineon Technologies Ag Semiconductor package with space efficient lead and die pad design

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8638535B2 (en) * 2011-01-10 2014-01-28 Hamilton Sundstrand Corporation Vertical mount transient voltage suppressor array
US8835976B2 (en) 2012-03-14 2014-09-16 General Electric Company Method and system for ultra miniaturized packages for transient voltage suppressors
US9042072B2 (en) 2012-03-30 2015-05-26 General Electric Company Method and system for lightning protection with distributed transient voltage suppression
US8987858B2 (en) 2013-03-18 2015-03-24 General Electric Company Method and system for transient voltage suppression
US10163762B2 (en) * 2015-06-10 2018-12-25 Vishay General Semiconductor Llc Lead frame with conductive clip for mounting a semiconductor die with reduced clip shifting
US10381293B2 (en) * 2016-01-21 2019-08-13 Texas Instruments Incorporated Integrated circuit package having an IC die between top and bottom leadframes

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5508556A (en) * 1994-09-02 1996-04-16 Motorola, Inc. Leaded semiconductor device having accessible power supply pad terminals
US5938856A (en) * 1997-06-13 1999-08-17 International Business Machines Corporation Process of removing flux residue from microelectronic components
US20030122232A1 (en) * 2001-12-27 2003-07-03 Naohiko Hirano Semiconductor power device
US20070114352A1 (en) * 2005-11-18 2007-05-24 Victor R Cruz Erwin Semiconductor die package using leadframe and clip and method of manufacturing
US7238551B2 (en) * 2004-11-23 2007-07-03 Siliconix Incorporated Method of fabricating semiconductor package including die interposed between cup-shaped lead frame having mesas and valleys
US7371616B2 (en) * 2006-01-05 2008-05-13 Fairchild Semiconductor Corporation Clipless and wireless semiconductor die package and method for making the same
US20080272504A1 (en) * 2007-05-04 2008-11-06 Stats Chippac, Ltd. Package-in-Package Using Through-Hole via Die on Saw Streets
US20100164078A1 (en) * 2008-12-31 2010-07-01 Ruben Madrid Package assembly for semiconductor devices

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6989588B2 (en) * 2000-04-13 2006-01-24 Fairchild Semiconductor Corporation Semiconductor device including molded wireless exposed drain packaging
US6777800B2 (en) * 2002-09-30 2004-08-17 Fairchild Semiconductor Corporation Semiconductor die package including drain clip
US20090015978A1 (en) * 2007-07-12 2009-01-15 Clark O Melville Non-inductive silicon transient voltage suppressor

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5508556A (en) * 1994-09-02 1996-04-16 Motorola, Inc. Leaded semiconductor device having accessible power supply pad terminals
US5938856A (en) * 1997-06-13 1999-08-17 International Business Machines Corporation Process of removing flux residue from microelectronic components
US20030122232A1 (en) * 2001-12-27 2003-07-03 Naohiko Hirano Semiconductor power device
US7238551B2 (en) * 2004-11-23 2007-07-03 Siliconix Incorporated Method of fabricating semiconductor package including die interposed between cup-shaped lead frame having mesas and valleys
US20070114352A1 (en) * 2005-11-18 2007-05-24 Victor R Cruz Erwin Semiconductor die package using leadframe and clip and method of manufacturing
US7371616B2 (en) * 2006-01-05 2008-05-13 Fairchild Semiconductor Corporation Clipless and wireless semiconductor die package and method for making the same
US20080272504A1 (en) * 2007-05-04 2008-11-06 Stats Chippac, Ltd. Package-in-Package Using Through-Hole via Die on Saw Streets
US20100164078A1 (en) * 2008-12-31 2010-07-01 Ruben Madrid Package assembly for semiconductor devices

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11069600B2 (en) * 2019-05-24 2021-07-20 Infineon Technologies Ag Semiconductor package with space efficient lead and die pad design

Also Published As

Publication number Publication date
US20100109147A1 (en) 2010-05-06
US8274164B2 (en) 2012-09-25

Similar Documents

Publication Publication Date Title
US20130023089A1 (en) Less expensive high power plastic surface mount package
US7291913B2 (en) System and method for high performance heat sink for multiple chip devices
JP6272512B2 (en) Semiconductor device and manufacturing method of semiconductor device
US6583505B2 (en) Electrically isolated power device package
RU2019125714A (en) METHOD FOR MANUFACTURING AN ELECTRONIC POWER MODULE BY MEANS OF ADDITIVE TECHNOLOGY, AND A CORRECT SUBSTRATE AND MODULE
JP7000545B2 (en) Manufacturing method of semiconductor module
US10490491B2 (en) Semiconductor device
CN101335263A (en) Semiconductor module and manufacturing method thereof
US5461774A (en) Apparatus and method of elastically bowing a base plate
US20180122728A1 (en) Semiconductor packages and methods for forming same
KR102359146B1 (en) Resistor device and method for producing resistor device
JP2011146471A (en) Method for manufacturing power module and power module manufactured thereby
US7811862B2 (en) Thermally enhanced electronic package
JP4757880B2 (en) Method for manufacturing electronic component, method for manufacturing heat conductive member, and method for mounting heat conductive member for electronic component
CN106356308B (en) Method of die bonding to a board and device made using the method
US11430744B2 (en) Die-attach method to compensate for thermal expansion
JP4380442B2 (en) Manufacturing method of semiconductor device
US10861816B2 (en) Electronic assemblies having a mesh bond material and methods of forming thereof
Liu et al. Modelling thermo-mechanical stress in GaN-LEDs soldered on copper substrate with simulations validated by Raman experiments
JP2010283169A (en) Method of manufacturing semiconductor device
Xu et al. Thermal performance and reliability management for novel power electronic packaging using integrated base plate
US20230154811A1 (en) Semiconductor device and method of manufacturing semiconductor device
JP2003068959A (en) Semiconductor device
WO2022208870A1 (en) Semiconductor device and semiconductor device production method
Zhang et al. Reliability optimization of gold-tin eutectic die attach layer in HEMT package

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICROSEMI CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AUTRY, TRACY;REEL/FRAME:033771/0610

Effective date: 20091207

AS Assignment

Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH

Free format text: SECURITY AGREEMENT;ASSIGNORS:MICROSEMI CORPORATION;MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP;MICROSEMI SEMICONDUCTOR (U.S.) INC.;AND OTHERS;REEL/FRAME:035477/0057

Effective date: 20150421

AS Assignment

Owner name: MICROSEMI FREQUENCY AND TIME CORPORATION, A DELAWA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711

Effective date: 20160115

Owner name: MICROSEMI SOC CORP., A CALIFORNIA CORPORATION, CAL

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711

Effective date: 20160115

Owner name: MICROSEMI COMMUNICATIONS, INC. (F/K/A VITESSE SEMI

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711

Effective date: 20160115

Owner name: MICROSEMI SEMICONDUCTOR (U.S.) INC., A DELAWARE CO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711

Effective date: 20160115

Owner name: MICROSEMI CORP.-MEMORY AND STORAGE SOLUTIONS (F/K/

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711

Effective date: 20160115

Owner name: MICROSEMI CORP.-ANALOG MIXED SIGNAL GROUP, A DELAW

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711

Effective date: 20160115

Owner name: MICROSEMI CORPORATION, CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BANK OF AMERICA, N.A.;REEL/FRAME:037558/0711

Effective date: 20160115

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION