US20130025926A1

US20130025926A1 - Circuit substrate

Info

Publication number: US20130025926A1
Application number: US13/644,667
Authority: US
Inventors: Chen-Yueh Kung; Wei-Cheng Chen
Original assignee: Via Technologies Inc
Current assignee: Via Technologies Inc
Priority date: 2009-11-06
Filing date: 2012-10-04
Publication date: 2013-01-31
Also published as: US8302298B2; US20110108315A1

Abstract

A circuit substrate having a base layer, a patterned conductive layer, a dielectric layer and a conductive block is provided. The patterned conductive layer is disposed on the base layer and having an inner pad. The dielectric layer is disposed on the base layer and covering the patterned conductive layer. The conductive block penetrates the dielectric layer, the conductive block being substantially coplanar with the dielectric layer and connecting the inner pad.

Description

CROSS-REFERENCE TO RELATED APPLICATION

This application is a Divisional of and claims the priority benefit of U.S. patent application Ser. No. 12/835,085, filed on Jul. 13, 2010, now pending, which claims the priority benefit of U.S. provisional application Ser. No. 61/315,408, filed on Mar. 19, 2010, and also claims the priority benefits of Taiwan application serial no. 99116309, filed on May 21, 2010 and Taiwan application serial no. 98137833, filed on Nov. 6, 2009. The entirety of each of the above-mentioned patent applications is hereby incorporated by reference herein and made a part of this specification.

BACKGROUND OF THE INVENTION

1. Field of the Invention
The present invention relates to a circuit substrate and fabricating method thereof. More particularly, the present invention relates to a circuit substrate with a pad and a conductive block formed in one piece with each other and the fabricating method thereof.
2. Description of Related Art
In current semiconductor package technology, a circuit substrate is one of the most frequently used components. A conventional circuit substrate is mainly composed of a plurality of patterned conductive layers and a plurality of dielectric layers alternately stacked to one another. In addition, the patterned conductive layers are electrically connected through a plurality of conductive vias. As the integration of traces in the circuit substrate increases, how to utilize the limited space of circuit substrate effectively in circuit layout has become an important subject.

SUMMARY OF THE INVENTION

The present invention further provides a circuit substrate including a base layer, a patterned conductive layer, a dielectric layer and a conductive block. The patterned conductive layer having an inner pad is disposed on the base layer. The dielectric layer is disposed on the base layer and the dielectric layer covers the patterned conductive layer. The conductive block penetrates the dielectric layer, and the conductive block is substantially coplanar with the dielectric layer and connected the inner pad.
The present invention provides a method comprising following steps for fabricating a circuit substrate. A base layer, a patterned conductive layer, a dielectric layer and a covering layer are provided, wherein the patterned conductive layer having an inner pad is disposed on the base layer, the dielectric layer is disposed on the base layer and covers the patterned conductive layer, and the covering layer is disposed on the dielectric layer. A part of the covering layer is removed by dry etching to form a first opening. A part of the dielectric layer exposed by the first opening is removed to form a dielectric opening exposing a part of the inner pad. A patterned mask having a second opening to expose a part of the inner pad is formed on the covering layer. A conductive structure including a conductive block filling the dielectric opening, an outer pad filling the first opening and a surplus layer filling the second layer is provided, wherein the conductive block, the outer pad and the surplus layer are formed in one piece together. Then, the patterned mask, the surplus layer and the covering layer are removed.
In order to make the aforementioned and other features and advantages of the invention more comprehensible, embodiments accompanying figures are described in detail below.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.

FIGS. 1A through 1I are cross-sectional views showing a process of fabricating a circuit substrate according to an embodiment of the present invention.

FIG. 2 is a perspective view showing the inner pad and the conductive block of FIG. 1.

FIG. 3 is a cross-sectional view showing a final step of a process of fabricating a circuit substrate according to another embodiment of the present invention.

FIG. 4 is a perspective view showing the inner pad and the conductive block of FIG. 3.

FIGS. 5A and 5B are cross-sectional views showing final two steps of a process of fabricating a circuit substrate according to another embodiment of the present invention.

FIG. 6 is a cross-sectional view showing a final step of a process of fabricating a circuit substrate according to another embodiment of the present invention.

FIG. 7 is a cross-sectional view showing a final step of a process of fabricating a circuit substrate according to another embodiment of the present invention.

FIG. 8 is a cross-sectional view showing a final step of a process of fabricating a circuit substrate according to another embodiment of the present invention.

DESCRIPTION OF EMBODIMENTS

FIGS. 1A through 1I are cross-sectional views showing a process of fabricating a circuit substrate according to an embodiment of the present invention. First, as shown in FIG. 1A, a base layer 110, a patterned conductive layer 120, a dielectric layer 130 and a covering layer 150 are provided. The base layer 110 may be a circuit layer of a chip, a circuit layer of a chip carrier, or a circuit layer of a printed circuit board. The patterned conductive layer 120 is disposed in the base layer 110 and the patterned conductive layer 120 has an inner pad 122. The dielectric layer 130 is disposed on the base layer 110 and the dielectric layer 130 covers the patterned conductive layer 120. The covering layer 150 is disposed on the dielectric layer 130. The material of the covering layer 150 may be nonmetal such as organic material or may be metal used as a barrier. Particularly, in an embodiment, the covering layer 150 is made of the material capable of being peeled from the dielectric layer 130.
In the present embodiment, the dielectric layer 130 can be made of resin, and the dielectric layer 130 and the covering layer 150 thereon are laminated with the base layer 110 and the patterned conductive layer 120, such that the dielectric layer 130 is located between the base layer 110 and the covering layer 150 and covers the patterned conductive layer 120. In other words, in the present embodiment, a double layered structure comprising the dielectric layer 130 and the covering layer 150 is provided and laminated with the base layer 110 and the patterned conductive layer 120 thereon. For the fabrication process of the present invention, the double layered structure including the dielectric layer 130 and the covering layer 150 facilitates simplifying the fabricating process. In another embodiment, the dielectric layer 130 and the covering layer 150 can be formed on the base layer 110 in sequence to cover the patterned conductive layer 120.
Referring to FIG. 1B, a part of the covering layer 150 is removed by dry etching to form a first opening 152. In the present embodiment, the material of the covering layer 150 is nonmetal, and the dry etching for removing the part of the covering layer 150 may be laser ablation or plasma etching. In another embodiment, if the material of the covering layer 150 is metal, patterning process including photolithography and etching is adopted to form the first opening 152 rather than laser ablation. Comparing with the patterning process, the dry etching (especially laser ablation) requires less processing time in forming the first opening 152.
Then, referring to FIG. 1B again, a part of the dielectric layer 130 exposed by the first opening 152 is removed to form a dielectric opening 132, wherein the dielectric opening 132 exposes a part of the inner pad 122.
In the present embodiment, if the material of the covering layer 150 is nonmetal, the part of the dielectric layer 130 exposed by the first opening 152 can be removed by dry etching. The dry etching used for removing a portion of the dielectric layer 130 is, for example, laser ablation or plasma etching.
Referring to FIG. 1C, a conductive seed layer 140 a is formed on the inner wall of the dielectric opening 132, the inner wall of the first opening 152, and the covering layer 150. The material of the conductive seed layer 140 a is copper, for example.
Referring to FIG. ID, a patterned mask 160 having a second opening 162 to expose the first opening 152, the dielectric opening 132 and a part of the inner pad 122 is formed on a part of the conductive seed layer 140 a located on the covering layer 150.
Next, referring to FIG. 1E, a conductive structure 140 is formed by plating in using the conductive seed layer 140 a for transmitting current. The material of the conductive structure 140 is copper, for example. The conductive structure 140 includes a conductive block 142 filling the dielectric opening 132 and covering a part of the inner pad 122, an outer pad 144 filling the first opening 152, and a surplus layer 146 filling the second opening 162. The conductive block 142, the outer pad 144 and the surplus layer 146 are formed by plating to provide an integrative structure.
Then, referring to FIG. 1F, the patterned mask 160 is removed.
Referring to FIG. 1G, the surplus layer 146 and the part of the conductive seed layer 140 a located on the covering layer 150 are removed. In the present embodiment, the surplus layer 146 and the part of the conductive seed layer 140 a located on the covering layer 150 can be removed by grinding, polishing or etching.
Referring to FIG. 1H, the covering layer 150 is removed. In the present embodiment, the covering layer 150 can be peeled from the dielectric layer 130 after weakening the bonding between the covering layer 150 and the dielectric layer 130. It is noted that the outer pad 144 is exposed after removing the covering layer 150 to be connected with a chip or a package. In addition, the thickness of the outer pad 144 is related to the covering layer 150; namely, the thickness of the outer pad 144 can be controlled by adjusting the thickness of the covering layer 150.
Referring to FIG. 1I, a surface passivation layer 170 may further be formed on the outer pad 144 and a part of the conductive seed layer 140 a. The material of the surface passivation layer 170 may comprises Ni/Au stacked layer, Ni/Pd/Au stacked layer, Ni/Sn stacked layer, Pd, Au or the alloy thereof, or the surface passivation layer 170 may be an organic solderability preservation (OSP).
FIG. 2 is a perspective view showing the inner pad and the conductive block of FIG. 1. Referring to FIGS. 1I and 2, the outer diameter of the inner pad 122 is greater than that of the conductive block 142. In addition, the patterned conductive layer 120 further has an inner trace 124, wherein the inner pad 122 is formed of an end portion of the inner trace 124, and the outer diameter of the inner pad 122 is greater than a line width of the inner trace 124. In the present embodiment, the inner trace 124 may be served as a signal trace, a grounding trace or a power trace.
FIG. 3 is a cross-sectional view showing a final step of a process of fabricating a circuit substrate according to another embodiment of the present invention. FIG. 4 is a perspective view showing the inner pad and the conductive block of FIG. 3. Referring to FIGS. 3 and 4, the present embodiment is similar to the above embodiment shown in FIGS. 1A through 1I except that an outer diameter of the inner pad 122 is smaller than an outer diameter of the conductive block 142 such that the conductive block 142 encompasses the inner pad 122. In addition, the patterned conductive layer 120 further has an inner trace 124, wherein the inner pad 122 is formed of an end portion of the inner trace 124, and the outer diameter of the inner pad 122 is substantially equal to a line width of the inner trace 124.
FIGS. 5A and 5B are cross-sectional views showing final two steps of a process of fabricating a circuit substrate according to another embodiment of the present invention. Referring to FIG. 5A, following the steps as shown in FIGS. 1A through 1H, the outer pad 144 and a part of the conductive seed layer 140 a are removed such that the conductive block 142 is substantially coplanar with the dielectric layer 130 and connected with a part of the inner pad 122 via the conductive seed layer 140 a. Referring to FIG. 5B, finally, a surface passivation layer 170 may be formed on the outer pad 142 and a part of the conductive seed layer 140 a.
FIG. 6 is a cross-sectional view showing a final step of a process of fabricating a circuit substrate according to another embodiment of the present invention. Referring to FIG. 6, the present embodiment is similar to the above embodiment shown in FIG. 5B except that an outer diameter of the inner pad 122 is smaller than an outer diameter of the conductive block 142 such that the conductive block 142 encompasses the inner pad 122. FIG. 4 shows the same concept.
FIG. 7 is a cross-sectional view showing a final step of a process of fabricating a circuit substrate according to another embodiment of the present invention. Being different from the aforementioned embodiment of FIG. 1I, the present embodiment increases the inner diameter of the first opening 152 by performing another etching process to broaden the first opening 152 after forming the first opening 152 and the dielectric opening 132 in FIG. 1B, such that the outer diameter of the outer pad 144 later formed in FIGS. 1C through 1E is greater than that of the conductive block 142.
FIG. 8 is a cross-sectional view showing a final step of a process of fabricating a circuit substrate according to another embodiment of the present invention. Referring to FIG. 8, the present embodiment is similar to the above embodiment shown in FIG. 7 except that an outer diameter of the inner pad 122 is smaller than an outer diameter of the conductive block 142 such that the conductive block 142 encompasses the inner pad 122. FIG. 4 shows the same concept.
In summary, the present invention forms an opening in the covering layer by dry etching so as to reduce the processing time and facilitate the formation of the outer pad. In addition, the thickness of the outer pad can be precisely controlled through the covering layer. The conductive block and the outer pad are formed in one piece, such that misalignment between the outer pad and the conductive block during plural patterning steps of the conventional process can be prevented. Furthermore, the conductive block embedded in the dielectric layer can replace the outer pad to serve as an electrode of the circuit substrate.
Although the invention has been described with reference to the above embodiments, it will be apparent to one of the ordinary skill in the art that modifications to the described embodiment may be made without departing from the spirit of the invention. Accordingly, the scope of the invention will be defined by the attached claims not by the above detailed descriptions.

Claims

1. A circuit substrate, comprising:

a base layer;

a patterned conductive layer disposed on the base layer and having an inner pad;

a dielectric layer disposed on the base layer and covering the patterned conductive layer; and

a conductive block penetrating the dielectric layer, the conductive block being substantially coplanar with the dielectric layer and connecting the inner pad.

2. The circuit substrate as claimed in claim 1, further comprising:

a surface passivation layer disposed on the conductive block.

3. The circuit substrate as claimed in claim 1, wherein an outer diameter of the inner pad is greater than an outer diameter of the conductive block such that the inner pad and the conductive block together form a structure having a cross-section in an inverted-T-shape profile.

4. The circuit substrate as claimed in claim 1, wherein an outer diameter of the inner pad is smaller than an outer diameter of the conductive block such that the conductive block encompasses the inner pad.

5. The circuit substrate as claimed in claim 1, wherein the patterned conductive layer further has an inner trace, and an end portion of the inner trace forms the inner pad.