US20140075126A1 - Management of external memory functioning as virtual cache - Google Patents
Management of external memory functioning as virtual cache Download PDFInfo
- Publication number
- US20140075126A1 US20140075126A1 US14/076,576 US201314076576A US2014075126A1 US 20140075126 A1 US20140075126 A1 US 20140075126A1 US 201314076576 A US201314076576 A US 201314076576A US 2014075126 A1 US2014075126 A1 US 2014075126A1
- Authority
- US
- United States
- Prior art keywords
- data
- memory
- computer
- cached
- pages
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
- G06F12/1408—Protection against unauthorised use of memory or access to memory by using cryptography
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1009—Address translation using page tables, e.g. page table structures
Definitions
- This invention relates to managing the use of auxiliary memory devices as cache memory.
- auxiliary memories that are removable from the computer system may be effectively used as cache memory.
- removable means that the memory can be ejected or otherwise disconnected from the computer without causing the computer to crash.
- the computer system may use a USB flash memory that a user has plugged into a USB port to cache data for use by the CPU. Management of the cached data may be performed so that even in the event that the auxiliary memory is disconnected or otherwise removed from the system, no loss of data will occur.
- only so-called “clean” pages e.g., blocks of data about 4 kB in size that are not subject to modification, are cached on removable and/or non-removable auxiliary memory.
- the computer system may cache virtual pages on an auxiliary memory or memories.
- the system caches data at a physical level, i.e., blocks of data identified by physical address in a memory (such as a disk drive) are stored on a second memory (such as a cache memory).
- a second memory such as a cache memory.
- This approach may have disadvantages, including inefficient use of cache memory space. For example, a particular process may only require a relatively small portion of a data block, but the memory manager will typically continue to cache the entire block despite the fact that most of the block will not be used.
- data may be cached on a virtual level, e.g., in a way that does not identify a cached page by its physical address on memory device, but rather by a virtual identifier that describes the identity of the cached page at a more abstract level.
- pages may be virtually identified by a page key that includes a tuple of a process employing the page and a virtual address for the page, or a name or handle of a file that includes the page and a file offset.
- Other virtual page identifiers may be used as suitable.
- identifying a page at a virtual level as opposed to a physical level, more efficient caching may be performed since only those pages expected to be used by the CPU need be cached, potentially avoiding the caching of data that is unlikely to be used. Also, since a process may clearly identify which page(s) are released, e.g., by file or process, the cache management system may rapidly release the corresponding data from the cache.
- data may be cached in one or more auxiliary memories that are removable from the computer system.
- auxiliary memories may include any suitable memory type, such as flash memory, disk drive memory, etc., and may be removable from the computer system by physically disconnecting the memory from the computer system while the computer system continues to otherwise operate normally (e.g., by unplugging a flash memory stick from a computer) and/or by disabling a connection between the computer system and the auxiliary memory (e.g., by disabling a local area network connection via which the computer system communicates with an auxiliary memory).
- Data may be cached on the auxiliary memory in any suitable way, such as by virtual address as discussed above, and/or by physical address.
- the accuracy of data cached on a removable auxiliary memory may be verified if the auxiliary memory is disconnected from the computer system, and then reconnected.
- a computer system includes a processor adapted to execute instructions to carry out one or more functions, and a main system memory adapted to store a plurality of pages of data that are used by the processor in performing the one or more functions.
- At least one auxiliary memory may be in communication with the processor and be adapted to store a plurality of pages of data for use by the processor, by the processor directly accessing the auxiliary memory and/or indirectly accessing the auxiliary memory by transferring data to be used by the processor from the auxiliary memory to main system memory.
- a method of managing pages cached in memory of a computer system includes providing a computer system having a processor adapted to execute instructions to carry out one or more functions, main system memory adapted to store a plurality of pages of data that are used by the processor in performing the one or more functions, and an auxiliary memory in communication with the processor.
- the auxiliary memory may be adapted to store a plurality of pages of data for use by the processor and be removable from the computer system. Pages of data may be cached for use by the processor on the auxiliary memory, and the auxiliary memory disconnected from the computer system.
- the auxiliary memory may be reconnected to the computer system, and pages cached on the auxiliary memory may be verified to be consistent with corresponding page data stored in another memory of the computer system.
- aspects of the invention are described below with reference to illustrative embodiments. However, it should be appreciated that aspects of the invention are not limited to any of the particular embodiments. For example, embodiments are described below regarding a general purpose programmable computer with one or more auxiliary memories. However, it should be appreciated that aspects of the invention may be employed in any suitable environment, such as where auxiliary memory used as cache memory are linked by a network connection to the computer.
- the auxiliary memory devices 3 may function as cache memory in accordance with aspects of the invention, these devices 3 are not limited to functioning as a conventional cache memory.
- the computer 10 may include as auxiliary memory 3 one or more disk drives 3 a where a majority of data used by the computer 10 is stored, an optical memory 3 b, and a flash memory device 3 c.
- Other auxiliary memory may be provided, such as volatile or non-volatile RAM of any suitable form.
- Some of the memories 3 may be located within an outer casing of the computer 10 , such as the disk drive 3 a and the optical memory 3 b, whereas others, such as the flash memory 3 c may be located outside of the outer casing of the computer 10 .
- the computer 10 may store cache data on a removable auxiliary memory 3 , such as the flash memory 3 c.
- a memory manager 4 which may be part of the operating system for the computer 10 , may direct data to be used by the processor 1 that is located on the disk drive 3 a to be cached on the flash memory 3 c.
- the faster read and/or write time of the flash memory 3 c as compared to the disk drive 3 a may help to speed operation of the computer 10 and/or applications executed by the computer 10 (e.g., by reducing operation time perceived by a user), particularly if the main system memory 2 is full or otherwise cannot be used in an efficient way.
- the memory manager 4 may operate so that pages that are “in use”, i.e., pages that can be modified by an application without operating system intervention, are cached only at the main system memory 2 . However, other data may be cached on the auxiliary memory 3 .
- the memory manager 4 may also operate so that only “clean” pages are cached on removable auxiliary memory 3 . That is, only pages that are not modified or will not be modified whether by operating system intervention or not are stored on removable auxiliary memory 3 . In this way, if the auxiliary memory 3 is removed, the memory manager 4 may resort to the copy of the page on the disk drive 3 a or other memory.
- the memory manager 4 may cache such pages only on non-removable auxiliary memory 3 (or, of course, main system memory 2 ). In this way, the computer 10 will not lose modified pages due to removal of the auxiliary memory 3 .
- cached pages stored on removable (or non-removable) auxiliary memory 3 may be encrypted.
- This approach may help to ensure privacy of cached information (such as credit card numbers, bank accounts, passwords, etc.) that is stored on removable auxiliary memory 3 , e.g., in case that sensitive information is cached on a removable memory 3 and the memory 3 is removed, taking the sensitive data with it.
- By encrypting the cached data it may be difficult or impossible to recover the information from the removable memory 3 without the necessary encryption key or other information needed to recover the encrypted data.
- One possible way to encrypt cached pages is to generate a random key and encrypt the page(s) using the key and a suitable encryption algorithm.
- the key may be salted based on the specific device offset the page is being written to.
- a data authenticity indicator may be generated and used to verify that a cached page (or pages) on an auxiliary memory remains unchanged after communication between the computer system and the auxiliary memory is interrupted (e.g., the auxiliary memory has been “removed” from the computer system).
- Communication with the auxiliary memory 3 may be interrupted in a variety of ways, such as by the computer 10 powering down, crashing, experiencing a power failure, hibernating, etc., a network connection being cut and/or the auxiliary memory 3 being removed from the computer 10 . In such cases, the memory manager 4 cannot be assured that the cached data on the auxiliary memory 3 (or data on the source memory from which the cached data was obtained) has not been maliciously changed or otherwise modified without making some kind of verification.
- a hash of cached data (or other cryptographic authenticity indicator for the data) on the auxiliary memory 3 may be generated, e.g., after each write of cached data to the auxiliary memory 3 , and used in the case of communication interruption to verify that the cached data on the auxiliary memory 3 after reconnection to the computer 10 remains unchanged from before the communication interruption and/or to verify that cached data at the source memory (such as a disk drive) has not changed.
- the hash may be determined for each page, for each region of the auxiliary memory 3 and/or the entire memory 3 .
- data cached on an auxiliary memory may be cached at a virtual level.
- the memory manager 4 may identify cached pages by a page key that does not include a physical address for the page on a memory and does not include a physical address for a larger block of data on a memory that includes the page.
- pages may be identified by a tuple of the page's file identifier and file offset (e.g., for pages originating from a file) or a tuple of a process using the page and the page's virtual address within the process (e.g., for pages originating from a process).
- the memory manager 4 which may control the caching of data in a main system memory, may include a cache manager 41 that manages the caching of virtual pages on one or more auxiliary memories 3 .
- the cache manager 41 may be a separate component from the memory manager 4 that interacts with the memory manager 4 .
- communication between the memory manager 4 and the cache manager 41 uses page keys to identify pages, and pages may be organized in auxiliary memories 3 in respective stores (i.e., an organizational arrangement for pages and information regarding pages).
- a policy manager (which may or may not be part of the memory manager 4 ) may make the decisions regarding which pages are placed in stores 31 on auxiliary memories 3 and when.
- the memory manager 4 and/or policy manager may direct the pages expected to be used by the processor 1 be copied to the auxiliary memory 3 .
- the memory manager 4 gives the cache manager 41 the page, its key and optionally a set of stores 31 to which the page is to be added.
- the cache manager 41 may organize stores 31 in an auxiliary memory 3 into regions, which may have a size of about 32 kB 1 MB when using a 4 kB-8 kB page size.
- the cache manager 41 (or alternately a store 31 ) may maintain information regarding the location of each page in each store 31 , e.g., expressed as the tuple of a region number and the region offset in the auxiliary memory 3 .
- This information may be stored in a lookup data structure 32 , called a PageMap, which may take the form of a B+tree or hash table.
- the PageMap 32 may include an entry for each page in the store 31 , and be searchable by the associated Page key. As can be seen in FIG.
- the entry for each page may include the Page key tuple (e.g., file/offset or process/virtual address) as well as the location information (e.g., store bitmap) and one or more flags (e.g., priority information, CRC information, etc.).
- Page key tuple e.g., file/offset or process/virtual address
- location information e.g., store bitmap
- flags e.g., priority information, CRC information, etc.
- the memory manager 4 When retrieving a page from a store 31 (e.g., so that an application can use the page) or removing a page from a store 31 , the memory manager 4 provides the page key to the cache manager 41 . In response, the cache manager 41 may search the PageMap 32 for the corresponding Page keys, identify the store(s) 31 and location(s) for the page, and provide the page to the memory manager 4 . A retrieved page may be placed. in main system by the memory manager 4 , e.g., so that an application can access the page. If the page is not present, e.g., because an auxiliary memory 3 having the cached page has been removed, the cache manager 41 may indicate a failed operation to the memory manager 4 .
- the memory manager 4 may then resort to other copies of the page. Modified pages or pages that are to be modified generally are removed from stores 31 on auxiliary memory 3 because those copies on the stores 31 will become out of date.
- the cache manager 41 may remove pages from a store 31 without any input/output being required with the respective auxiliary memory 3 , e.g., by updating the PageMap 32 .
- the memory manager 4 may maintain a relatively small amount of information regarding pages, e.g., the page key and a “present bit” which indicates whether a page is present in a store or not, since the cache manager 41 may maintain sufficient information regarding page location, etc.
- the embodiments can be implemented in any of numerous ways.
- the embodiments may be implemented using hardware, software or a combination thereof.
- the software code can be executed on any suitable processor or collection of processors, whether provided in a single computer or distributed among multiple computers.
- any component or collection of components that perform the functions described above can be generically considered as one or more controllers that control the above-discussed functions.
- the one or more controllers can be implemented in numerous ways, such as with dedicated hardware, or with general purpose hardware (e.g., one or more processors) that is programmed using microcode or software to perform the functions recited above.
- one implementation of the embodiments of the present invention comprises at least one computer-readable medium (e.g., a computer memory, a floppy disk, a compact disk, a tape, etc.) encoded with a computer program (i.e., a plurality of instructions), which, when executed on a processor, performs the above-discussed functions of embodiments in accordance with aspects of the present invention.
- the computer-readable medium can be transportable such that the program stored thereon can be loaded onto any computer environment resource to implement the aspects of the present invention discussed herein.
- the reference to a computer program which, when executed, performs the above-discussed functions is not limited to an application program running on a host computer.
- computer program is used herein in a generic sense to reference any type of computer code (e.g., software or microcode) that can be employed to program a processor to implement the above-discussed aspects of the present invention. It should be appreciated that in accordance with several embodiments of the present invention wherein processes are implemented in a computer readable medium, the computer implemented processes may, during the course of their execution, receive input manually (e.g., from a user).
Abstract
A method and apparatus for managing the caching of data on an auxiliary memory of a computer. Pages of data may be cached on an auxiliary memory, such as a flash memory, at a virtual level using an identifier that does not involve a physical address of the pages on a memory. Pages may be cached on auxiliary memory that may be removable from the computer, e.g., by unplugging the memory from the computer. Page data may be encrypted and/or compressed on the auxiliary memory. An authentication indicator may be used to verify the accuracy of cached data in the case of an interrupted connection to the auxiliary memory, e.g., as a result of computer power down, hibernation, removal of the memory from the computer, etc.
Description
- This Application is a Continuation of and claims benefit from U.S. patent application Ser. No. 11/953,312 that was filed on Dec. 10, 2007, and that is incorporated herein by reference in its entire.
- 1. Field of Invention
- This invention relates to managing the use of auxiliary memory devices as cache memory.
- 2. Related Art
- Improvements to central processing unit (CPU) hardware have, in general, far outpaced advances made in disk drive memory in terms of speed of operation. As a result, a common bottleneck to improved computer performance has been the time needed to retrieve data from disk drive memory for use by the CPU. To help alleviate this problem, computer systems are commonly operated on as to store (or cache) data needed by the CPU in main system memory, e.g., RAM that is typically located on the computer motherboard and has relatively fast read/write times, especially as compared to magnetic disk memory. Thus, needed data can be moved from a disk drive to the main system memory (preferably before the data is needed by the CPU), helping to speed the computer's operation.
- The inventors have appreciated that the use of auxiliary memory, e.g., memories that may or may not be located on the motherboard, in a computer system as cache memory can improve a computer system's performance, particularly if the auxiliary memory read/write time is faster than the memory(ies) on which most of the system's data is stored (often a disk drive or drives). With the more widespread use of flash memory (e.g., in the form of USB memory sticks or other similar devices), a computer system often has access to memory that operates at a faster rate than a disk drive typically employed to store the bulk of a computer's data. If such auxiliary memory has usable space, the memory can help to speed computer function by caching data from slower memories.
- In accordance with an aspect of the invention, auxiliary memories that are removable from the computer system may be effectively used as cache memory. (As used herein, removable means that the memory can be ejected or otherwise disconnected from the computer without causing the computer to crash.) For example, the computer system may use a USB flash memory that a user has plugged into a USB port to cache data for use by the CPU. Management of the cached data may be performed so that even in the event that the auxiliary memory is disconnected or otherwise removed from the system, no loss of data will occur. In one embodiment, only so-called “clean” pages, e.g., blocks of data about 4 kB in size that are not subject to modification, are cached on removable and/or non-removable auxiliary memory. Thus, clean pages may have a backup on another memory, such as an internal disk drive, so that removal of the memory will not cause loss of data. Other pages that may be modified, so-called “dirty” pages, may be cached only on non-removable memory, or may also be stored on removable memory if the system is suitably equipped (e.g., has the ability to ask the user to reconnect a removable memory to the computer if the user wants the system/process to continue running or other ability to recover from the loss of the “dirty” page data).
- In another aspect of the invention, the computer system may cache virtual pages on an auxiliary memory or memories. In typical caching techniques, the system caches data at a physical level, i.e., blocks of data identified by physical address in a memory (such as a disk drive) are stored on a second memory (such as a cache memory). The inventors have appreciated that this approach may have disadvantages, including inefficient use of cache memory space. For example, a particular process may only require a relatively small portion of a data block, but the memory manager will typically continue to cache the entire block despite the fact that most of the block will not be used. As another example, if a disk drive is defragmented (which essentially involves the physical rearrangement of data on a disk to free up disk space), a complicated scheme is required to relay to the cache management regarding where data to be cached has been moved on the disk so that appropriate data can be cached.
- In one aspect of the invention, data may be cached on a virtual level, e.g., in a way that does not identify a cached page by its physical address on memory device, but rather by a virtual identifier that describes the identity of the cached page at a more abstract level. For example, pages may be virtually identified by a page key that includes a tuple of a process employing the page and a virtual address for the page, or a name or handle of a file that includes the page and a file offset. Other virtual page identifiers may be used as suitable. By identifying a page at a virtual level as opposed to a physical level, more efficient caching may be performed since only those pages expected to be used by the CPU need be cached, potentially avoiding the caching of data that is unlikely to be used. Also, since a process may clearly identify which page(s) are released, e.g., by file or process, the cache management system may rapidly release the corresponding data from the cache.
- In another aspect of the invention, data may be cached in one or more auxiliary memories that are removable from the computer system. Such auxiliary memories may include any suitable memory type, such as flash memory, disk drive memory, etc., and may be removable from the computer system by physically disconnecting the memory from the computer system while the computer system continues to otherwise operate normally (e.g., by unplugging a flash memory stick from a computer) and/or by disabling a connection between the computer system and the auxiliary memory (e.g., by disabling a local area network connection via which the computer system communicates with an auxiliary memory). Data may be cached on the auxiliary memory in any suitable way, such as by virtual address as discussed above, and/or by physical address. In accordance with an aspect of the invention, the accuracy of data cached on a removable auxiliary memory may be verified if the auxiliary memory is disconnected from the computer system, and then reconnected.
- In one aspect of the invention, a computer system includes a processor adapted to execute instructions to carry out one or more functions, and a main system memory adapted to store a plurality of pages of data that are used by the processor in performing the one or more functions. At least one auxiliary memory may be in communication with the processor and be adapted to store a plurality of pages of data for use by the processor, by the processor directly accessing the auxiliary memory and/or indirectly accessing the auxiliary memory by transferring data to be used by the processor from the auxiliary memory to main system memory. A cache manager (e.g., which may be part of a memory manager in the computer operating system) may control the caching of virtual pages of data for use by the processor on the auxiliary memory and may identify virtual pages using a virtual identifier that is not an address that defines a physical location of the virtual page on a memory. In one embodiment, virtual identifier includes a tuple of file and offset information, or a tuple of process and virtual address information. The auxiliary memory may be removable from the computer, and caching of pages may be managed so that loss of data due to removal of the memory is avoided.
- In another aspect of the invention, a method of managing virtual pages cached in auxiliary memory of a computer system includes providing a computer system including a processor adapted to execute instructions to carry out one or more functions, a main system memory adapted to store a plurality of pages of data that are used by the processor in performing the one or more functions, and an auxiliary memory in (direct or indirect) communication with the processor. Virtual pages of data may be cached for use by the processor on the auxiliary memory, and the auxiliary memory may be disconnected from the computer system. In one embodiment, the auxiliary memory may be disconnected from the computer system without loss of the cached data.
- In another aspect of the invention, a method of managing pages cached in memory of a computer system includes providing a computer system having a processor adapted to execute instructions to carry out one or more functions, main system memory adapted to store a plurality of pages of data that are used by the processor in performing the one or more functions, and an auxiliary memory in communication with the processor. The auxiliary memory may be adapted to store a plurality of pages of data for use by the processor and be removable from the computer system. Pages of data may be cached for use by the processor on the auxiliary memory, and the auxiliary memory disconnected from the computer system. The auxiliary memory may be reconnected to the computer system, and pages cached on the auxiliary memory may be verified to be consistent with corresponding page data stored in another memory of the computer system.
- These and other aspects of the invention will be apparent from the following detailed description and claims.
- Aspects of the invention are described with reference to illustrative embodiments and the following drawings in which like numerals reference like elements, and wherein:
-
FIG. 1 shows a schematic block diagram of a computer arranged in accordance with aspects of the invention; and -
FIG. 2 conceptually illustrates an example of managing virtual cache pages in one embodiment. - Aspects of the invention are described below with reference to illustrative embodiments. However, it should be appreciated that aspects of the invention are not limited to any of the particular embodiments. For example, embodiments are described below regarding a general purpose programmable computer with one or more auxiliary memories. However, it should be appreciated that aspects of the invention may be employed in any suitable environment, such as where auxiliary memory used as cache memory are linked by a network connection to the computer.
-
FIG. 1 shows a schematic block diagram of acomputer 10 that is arranged in accordance with aspects of the invention. Although in this illustrative embodiment, only selected portions of thecomputer 10 are identified as being included in thecomputer 10, this is done for purposes of clarity and not to limit aspects of the invention in any way. For example, thecomputer 10 may include a display, a keyboard and/or other user input devices (such as a mouse, touch screen or other), communications devices (such as devices suitable for wireless and/or wired communications), as well as any suitable software or other instructions that may be executed by thecomputer 10 so as perform desired input/output or other functions. - In this illustrative embodiment, the
computer 10 includes a central processing unit (CPU or processor) 1 andmain system memory 2 that theprocessor 1 uses for performing its functions. Themain system memory 2 may be located on a motherboard with theprocessor 1 and may have a relatively high read and/or write speed so that data exchanges with theprocessor 1 can be performed rapidly, e.g., may include RAM that theprocessor 1 uses to cache data for use in performing various operations. Thecomputer 10 may also include one or moreauxiliary memory devices 3, e.g.,memories 3 that are not part of the main system memory and may or may not be located on a motherboard with theprocessor 1. Although theauxiliary memory devices 3 may function as cache memory in accordance with aspects of the invention, thesedevices 3 are not limited to functioning as a conventional cache memory. For example, thecomputer 10 may include asauxiliary memory 3 one ormore disk drives 3 a where a majority of data used by thecomputer 10 is stored, anoptical memory 3 b, and aflash memory device 3 c. Other auxiliary memory may be provided, such as volatile or non-volatile RAM of any suitable form. Some of thememories 3 may be located within an outer casing of thecomputer 10, such as thedisk drive 3 a and theoptical memory 3 b, whereas others, such as theflash memory 3 c may be located outside of the outer casing of thecomputer 10. Also, some of the memories, such as thedisk drive 3 a and theoptical memory 3 b, may not be removable from thecomputer 10, whereas other of the auxiliary memory, such as theflash memory device 3 c, may be removable (e.g., by unplugging theflash memory 3 c at a USB port, PCMCIA connection, a memory card reader or other connection to the computer 10). In some embodiments,auxiliary memory 3 may be provided via a network connection to the computer 10 (e.g., by a network server and/or client on the network), and in such cases theauxiliary memory 3 may be removable from thecomputer 10, i.e., can be physically disconnected from the computer and/or communication with thememory 3 can be disabled. - In accordance with one aspect of the invention, the
computer 10 may store cache data on a removableauxiliary memory 3, such as theflash memory 3 c. For example, a memory manager 4, which may be part of the operating system for thecomputer 10, may direct data to be used by theprocessor 1 that is located on thedisk drive 3 a to be cached on theflash memory 3 c. The faster read and/or write time of theflash memory 3 c as compared to thedisk drive 3 a may help to speed operation of thecomputer 10 and/or applications executed by the computer 10 (e.g., by reducing operation time perceived by a user), particularly if themain system memory 2 is full or otherwise cannot be used in an efficient way. The memory manager 4 may operate so that pages that are “in use”, i.e., pages that can be modified by an application without operating system intervention, are cached only at themain system memory 2. However, other data may be cached on theauxiliary memory 3. The memory manager 4 may also operate so that only “clean” pages are cached on removableauxiliary memory 3. That is, only pages that are not modified or will not be modified whether by operating system intervention or not are stored on removableauxiliary memory 3. In this way, if theauxiliary memory 3 is removed, the memory manager 4 may resort to the copy of the page on thedisk drive 3 a or other memory. As for “dirty” pages, i.e., pages that may be or are modified, the memory manager 4 may cache such pages only on non-removable auxiliary memory 3 (or, of course, main system memory 2). In this way, thecomputer 10 will not lose modified pages due to removal of theauxiliary memory 3. - In accordance with another aspect of the invention, cached pages stored on removable (or non-removable)
auxiliary memory 3 may be encrypted. This approach may help to ensure privacy of cached information (such as credit card numbers, bank accounts, passwords, etc.) that is stored on removableauxiliary memory 3, e.g., in case that sensitive information is cached on aremovable memory 3 and thememory 3 is removed, taking the sensitive data with it. By encrypting the cached data, it may be difficult or impossible to recover the information from theremovable memory 3 without the necessary encryption key or other information needed to recover the encrypted data. One possible way to encrypt cached pages is to generate a random key and encrypt the page(s) using the key and a suitable encryption algorithm. In another example, the key may be salted based on the specific device offset the page is being written to. - In another aspect of the invention, cached pages on
auxiliary memory 3 may be compressed. For example, compression ratios of approximately 2:1 or 3:1, depending on the type of data or other factors may be possible, thereby reducing the amount of space needed to cache data. Cached pages that originate from a file, termed “file pages” herein, may experience a compression ratio of 2:1. Cached pages that cannot be shared and that originate from the virtual address space of a process, termed “private pages” herein, may experience a 3:1 compression ratio. As with all other aspects of the invention which may be combined with other aspects in any suitable way, compression of cached pages may be combined with encryption. In fact, in some embodiments, encryption of the cached data may result in compression of the data as well as encryption. - In another aspect of the invention, bytes of data on
auxiliary memory 3 may be shared by multiple cached pages. For example, multiple pages containing the same data can be stored in the same location on theauxiliary memory 3 to further optimize space usage. - In another aspect of the invention, a data authenticity indicator may be generated and used to verify that a cached page (or pages) on an auxiliary memory remains unchanged after communication between the computer system and the auxiliary memory is interrupted (e.g., the auxiliary memory has been “removed” from the computer system). Communication with the
auxiliary memory 3 may be interrupted in a variety of ways, such as by thecomputer 10 powering down, crashing, experiencing a power failure, hibernating, etc., a network connection being cut and/or theauxiliary memory 3 being removed from thecomputer 10. In such cases, the memory manager 4 cannot be assured that the cached data on the auxiliary memory 3 (or data on the source memory from which the cached data was obtained) has not been maliciously changed or otherwise modified without making some kind of verification. In one embodiment, a hash of cached data (or other cryptographic authenticity indicator for the data) on theauxiliary memory 3 may be generated, e.g., after each write of cached data to theauxiliary memory 3, and used in the case of communication interruption to verify that the cached data on theauxiliary memory 3 after reconnection to thecomputer 10 remains unchanged from before the communication interruption and/or to verify that cached data at the source memory (such as a disk drive) has not changed. The hash may be determined for each page, for each region of theauxiliary memory 3 and/or theentire memory 3. Before entering a sleep state, eachmemory 3 and/or the memory manager 4 may mark all of the regions of thememory 3 having cached data so that those regions can be hash-verified after the sleep state is terminated. It may be important to ensure that the hash algorithm is cryptographically strong so that one can be reasonably certain that a hash match provides a suitable guarantee that there has been no alteration of data. In another embodiment, the memory manager 4 may maintain a list of changes to data on a source memory so that the memory manager 4 can determine whether there are any differences between the data on the source memory and corresponding cached data on theauxiliary memory 3, and if so, either discard the cached data or update the data so the cached data reflects changes that have occurred. Of course, it will be understood that another technique that may be used to determine differences between cached data on a removedauxiliary memory 3 and data on a source memory is a comparison of the relevant data to determine whether any differences exist. If differences exist, the cached data may be updated using data front the source memory, the source data may be restored (in the case that the cached data on the removedauxiliary memory 3 is determined to be an appropriate data set for use), or the cached data may be discarded. - In another aspect of the invention, data cached on an auxiliary memory may be cached at a virtual level. For example, the memory manager 4 may identify cached pages by a page key that does not include a physical address for the page on a memory and does not include a physical address for a larger block of data on a memory that includes the page. In one embodiment, pages may be identified by a tuple of the page's file identifier and file offset (e.g., for pages originating from a file) or a tuple of a process using the page and the page's virtual address within the process (e.g., for pages originating from a process). The memory manager 4, which may control the caching of data in a main system memory, may include a
cache manager 41 that manages the caching of virtual pages on one or moreauxiliary memories 3. (Alternately, thecache manager 41 may be a separate component from the memory manager 4 that interacts with the memory manager 4.) In this embodiment, communication between the memory manager 4 and thecache manager 41 uses page keys to identify pages, and pages may be organized inauxiliary memories 3 in respective stores (i.e., an organizational arrangement for pages and information regarding pages). A policy manager (which may or may not be part of the memory manager 4) may make the decisions regarding which pages are placed instores 31 onauxiliary memories 3 and when. These decisions may be made based on various factors, including store location, store read/write speed, store size, store removability, page identity, page access history, page compressibility, and others. For example, if the memory manager 4 and/or policy manager determines that caching a set of pages on anauxiliary memory 3 having a read/write speed greater than a disk memory would improve performance of the system, the memory manager 4 may direct the pages expected to be used by theprocessor 1 be copied to theauxiliary memory 3. In one embodiment shown schematically inFIG. 2 , when a page is added to astore 31, the memory manager 4 gives thecache manager 41 the page, its key and optionally a set ofstores 31 to which the page is to be added. Thecache manager 41 may organizestores 31 in anauxiliary memory 3 into regions, which may have a size of about 32kB 1 MB when using a 4 kB-8 kB page size. The cache manager 41 (or alternately a store 31) may maintain information regarding the location of each page in eachstore 31, e.g., expressed as the tuple of a region number and the region offset in theauxiliary memory 3. This information may be stored in alookup data structure 32, called a PageMap, which may take the form of a B+tree or hash table. ThePageMap 32 may include an entry for each page in thestore 31, and be searchable by the associated Page key. As can be seen inFIG. 2 , the entry for each page may include the Page key tuple (e.g., file/offset or process/virtual address) as well as the location information (e.g., store bitmap) and one or more flags (e.g., priority information, CRC information, etc.). - When retrieving a page from a store 31 (e.g., so that an application can use the page) or removing a page from a
store 31, the memory manager 4 provides the page key to thecache manager 41. In response, thecache manager 41 may search thePageMap 32 for the corresponding Page keys, identify the store(s) 31 and location(s) for the page, and provide the page to the memory manager 4. A retrieved page may be placed. in main system by the memory manager 4, e.g., so that an application can access the page. If the page is not present, e.g., because anauxiliary memory 3 having the cached page has been removed, thecache manager 41 may indicate a failed operation to the memory manager 4. The memory manager 4 may then resort to other copies of the page. Modified pages or pages that are to be modified generally are removed fromstores 31 onauxiliary memory 3 because those copies on thestores 31 will become out of date. Thecache manager 41 may remove pages from astore 31 without any input/output being required with the respectiveauxiliary memory 3, e.g., by updating thePageMap 32. With this arrangement, the memory manager 4 may maintain a relatively small amount of information regarding pages, e.g., the page key and a “present bit” which indicates whether a page is present in a store or not, since thecache manager 41 may maintain sufficient information regarding page location, etc. - Aspects, including embodiments described above, can be implemented in any of numerous ways. For example, the embodiments may be implemented using hardware, software or a combination thereof. When implemented in software, the software code can be executed on any suitable processor or collection of processors, whether provided in a single computer or distributed among multiple computers. It should be appreciated that any component or collection of components that perform the functions described above can be generically considered as one or more controllers that control the above-discussed functions. The one or more controllers can be implemented in numerous ways, such as with dedicated hardware, or with general purpose hardware (e.g., one or more processors) that is programmed using microcode or software to perform the functions recited above.
- In this respect, it should be appreciated that one implementation of the embodiments of the present invention comprises at least one computer-readable medium (e.g., a computer memory, a floppy disk, a compact disk, a tape, etc.) encoded with a computer program (i.e., a plurality of instructions), which, when executed on a processor, performs the above-discussed functions of embodiments in accordance with aspects of the present invention. The computer-readable medium can be transportable such that the program stored thereon can be loaded onto any computer environment resource to implement the aspects of the present invention discussed herein. In addition, it should be appreciated that the reference to a computer program which, when executed, performs the above-discussed functions, is not limited to an application program running on a host computer. Rather, the term computer program is used herein in a generic sense to reference any type of computer code (e.g., software or microcode) that can be employed to program a processor to implement the above-discussed aspects of the present invention. It should be appreciated that in accordance with several embodiments of the present invention wherein processes are implemented in a computer readable medium, the computer implemented processes may, during the course of their execution, receive input manually (e.g., from a user).
- While aspects of the invention have been described with reference to various illustrative embodiments, the invention is not limited to the embodiments described. Thus, it is evident that many alternatives, modifications, and variations of the embodiments described will be apparent to those skilled in the art. Accordingly, embodiments of the invention as set forth herein are intended to be illustrative, not limiting. Various changes may be made without departing from the invention.
Claims (20)
1. A method performed on a computing device, the method comprising caching data on a memory device, the caching the data performed on a virtual level as opposed to a physical level, where the data is cached on the memory device and retrieved from the memory device based on a key, where the key is configured for identifying the data based on a file identifier and a file offset of the data, and where the key is further configured for identifying the data based on a process identifier and a virtual address of the data.
2. The method of claim 1 where the data comprises page data.
3. The method of claim 1 where the caching the data performed on the virtual level does not identify the cached data's physical address on the memory device.
4. The method of claim 1 where the memory device is configured for being removable from the computing device, and for retaining the cached data while removed.
5. The method of claim 1 where the data is encrypted.
6. The method of claim 1 where the data is compressed.
7. The method of claim 1 where the key does not include a physical address of the data.
8. A system comprising a computing device and at least one program together configured for performing actions comprising caching data on a memory device, the caching the data performed on a virtual level as opposed to a physical level, where the data is cached on the memory device and retrieved from the memory device based on a key, where the key is configured for identifying the data based on a file identifier and a file offset of the data, and where the key is further configured for identifying the data based on a process identifier and a virtual address of the data.
9. The system of claim 8 where the data comprises page data.
10. The system of claim 8 where the caching the data performed on the virtual level does not identify the cached data's physical address on the memory device.
11. The system of claim 8 where the memory device is configured for being removable from the computing device, and for retaining the cached data while removed.
12. The system of claim 8 where the data is encrypted.
13. The system of claim 8 where the data is compressed.
14. The system of claim 8 where the key does not include a physical address of the data.
15. At least one computer-readable medium storing computer-executable instructions that, when executed by a computing device, cause the computing device to perform actions comprising caching data on a memory device, the caching the data performed on a virtual level as opposed to a physical level, where the data is cached on the memory device and retrieved from the memory device based on a key, where the key is configured for identifying the data based on a file identifier and a file offset of the data, and where the key is further configured for identifying the data based on a process identifier and a virtual address of the data.
16. The at least one computer-readable medium of claim 15 where the data comprises page data.
17. The at least one computer-readable medium of claim 15 where the caching the data performed on the virtual level does not identify the cached data's physical address on the memory device.
18. The at least one computer-readable medium of claim 15 where the memory device is configured for being removable from the computing device, and for retaining the cached data while removed.
19. The at least one computer-readable medium of claim 15 where the data is encrypted, or where the data is compressed.
20. The at least one computer-readable medium of claim 15 where the key does not include a physical address of the data.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/076,576 US20140075126A1 (en) | 2007-12-10 | 2013-11-11 | Management of external memory functioning as virtual cache |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/953,312 US8631203B2 (en) | 2007-12-10 | 2007-12-10 | Management of external memory functioning as virtual cache |
US14/076,576 US20140075126A1 (en) | 2007-12-10 | 2013-11-11 | Management of external memory functioning as virtual cache |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/953,312 Continuation US8631203B2 (en) | 2007-12-10 | 2007-12-10 | Management of external memory functioning as virtual cache |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140075126A1 true US20140075126A1 (en) | 2014-03-13 |
Family
ID=40722856
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/953,312 Active 2028-09-25 US8631203B2 (en) | 2007-12-10 | 2007-12-10 | Management of external memory functioning as virtual cache |
US14/076,576 Abandoned US20140075126A1 (en) | 2007-12-10 | 2013-11-11 | Management of external memory functioning as virtual cache |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/953,312 Active 2028-09-25 US8631203B2 (en) | 2007-12-10 | 2007-12-10 | Management of external memory functioning as virtual cache |
Country Status (1)
Country | Link |
---|---|
US (2) | US8631203B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107408073A (en) * | 2015-03-02 | 2017-11-28 | 微软技术许可有限责任公司 | Using memory compression expense is submitted to reduce memory |
CN107644038A (en) * | 2016-07-20 | 2018-01-30 | 平安科技(深圳)有限公司 | Page cache method and device |
US11334484B2 (en) | 2005-12-16 | 2022-05-17 | Microsoft Technology Licensing, Llc | Optimizing write and wear performance for a memory |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7644239B2 (en) | 2004-05-03 | 2010-01-05 | Microsoft Corporation | Non-volatile memory cache performance improvement |
US7490197B2 (en) | 2004-10-21 | 2009-02-10 | Microsoft Corporation | Using external memory devices to improve system performance |
US8001385B2 (en) * | 2006-06-21 | 2011-08-16 | Intel Corporation | Method and apparatus for flash updates with secure flash |
US8631203B2 (en) | 2007-12-10 | 2014-01-14 | Microsoft Corporation | Management of external memory functioning as virtual cache |
WO2009132261A1 (en) * | 2008-04-25 | 2009-10-29 | Vmware, Inc. | Updating a file using differences and file format therefor |
US9032151B2 (en) | 2008-09-15 | 2015-05-12 | Microsoft Technology Licensing, Llc | Method and system for ensuring reliability of cache data and metadata subsequent to a reboot |
US8032707B2 (en) | 2008-09-15 | 2011-10-04 | Microsoft Corporation | Managing cache data and metadata |
US7953774B2 (en) | 2008-09-19 | 2011-05-31 | Microsoft Corporation | Aggregation of write traffic to a data store |
JP5520747B2 (en) * | 2010-08-25 | 2014-06-11 | 株式会社日立製作所 | Information device equipped with cache and computer-readable storage medium |
JP2012221333A (en) * | 2011-04-12 | 2012-11-12 | Sony Corp | Memory management device, memory management method and control program |
US9043612B2 (en) * | 2013-03-12 | 2015-05-26 | International Business Machines Coropration | Protecting visible data during computerized process usage |
US9582426B2 (en) * | 2013-08-20 | 2017-02-28 | International Business Machines Corporation | Hardware managed compressed cache |
KR20150120557A (en) * | 2014-04-17 | 2015-10-28 | 에스케이하이닉스 주식회사 | Electronic device including semiconductor memory and operation method of the same |
KR102274765B1 (en) * | 2014-12-17 | 2021-07-09 | 에스케이하이닉스 주식회사 | Electronic device and method for fabricating the sam |
US20160283390A1 (en) * | 2015-03-27 | 2016-09-29 | Intel Corporation | Storage cache performance by using compressibility of the data as a criteria for cache insertion |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5668968A (en) * | 1992-03-02 | 1997-09-16 | International Business Machines Corporation | Two-level virtual/real set associative cache system and method with improved synonym detection |
US5751990A (en) * | 1994-04-26 | 1998-05-12 | International Business Machines Corporation | Abridged virtual address cache directory |
US5991847A (en) * | 1997-06-06 | 1999-11-23 | Acceleration Software International Corporation | Data pattern caching for speeding up write operations |
US20050268038A1 (en) * | 2004-05-28 | 2005-12-01 | Masahiro Yasue | Methods and apparatus for providing a software implemented cache memory |
US20060090031A1 (en) * | 2004-10-21 | 2006-04-27 | Microsoft Corporation | Using external memory devices to improve system performance |
US20060155931A1 (en) * | 2005-01-10 | 2006-07-13 | Microsoft Corporation | System and methods for an overlay disk and cache using portable flash memory |
US20070266199A1 (en) * | 2004-09-07 | 2007-11-15 | Freescale Semiconductor, Inc. | Virtual Address Cache and Method for Sharing Data Stored in a Virtual Address Cache |
US20070294504A1 (en) * | 2004-08-31 | 2007-12-20 | Freescale Semiconductor, Inc. | Virtual Address Cache And Method For Sharing Data Using A Unique Task Identifier |
US20080109625A1 (en) * | 2006-11-03 | 2008-05-08 | Microsoft Corporation | Operating system protection against side-channel attacks on secrecy |
US20080172519A1 (en) * | 2007-01-11 | 2008-07-17 | Sandisk Il Ltd. | Methods For Supporting Readydrive And Readyboost Accelerators In A Single Flash-Memory Storage Device |
US20090112949A1 (en) * | 2007-10-31 | 2009-04-30 | Microsoft Corporation | Compressed storage management |
US7698506B1 (en) * | 2007-04-26 | 2010-04-13 | Network Appliance, Inc. | Partial tag offloading for storage server victim cache |
Family Cites Families (282)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4476526A (en) | 1981-11-27 | 1984-10-09 | Storage Technology Corporation | Cache buffered memory subsystem |
US4612612A (en) | 1983-08-30 | 1986-09-16 | Amdahl Corporation | Virtually addressed cache |
US4979108A (en) | 1985-12-20 | 1990-12-18 | Ag Communication Systems Corporation | Task synchronization arrangement and method for remote duplex processors |
US4972316A (en) | 1987-03-30 | 1990-11-20 | International Business Machines Corporation | Method of handling disk sector errors in DASD cache |
US4945474A (en) | 1988-04-08 | 1990-07-31 | Internatinal Business Machines Corporation | Method for restoring a database after I/O error employing write-ahead logging protocols |
US5394531A (en) * | 1989-04-03 | 1995-02-28 | International Business Machines Corporation | Dynamic storage allocation system for a prioritized cache |
DE69033438T2 (en) | 1989-04-13 | 2000-07-06 | Sandisk Corp | Exchange of faulty memory cells of an EEprom matrix |
JPH02273843A (en) | 1989-04-14 | 1990-11-08 | Nec Corp | Swapping device |
US5900870A (en) * | 1989-06-30 | 1999-05-04 | Massachusetts Institute Of Technology | Object-oriented computer user interface |
US5088026A (en) * | 1990-02-09 | 1992-02-11 | International Business Machines Corporation | Method for managing a data cache using virtual external storage addresses as arguments |
US5307497A (en) * | 1990-06-25 | 1994-04-26 | International Business Machines Corp. | Disk operating system loadable from read only memory using installable file system interface |
RU2010317C1 (en) | 1990-07-20 | 1994-03-30 | Институт точной механики и вычислительной техники им.С.А.Лебедева РАН | Buffer memory control unit |
US5263136A (en) | 1991-04-30 | 1993-11-16 | Optigraphics Corporation | System for managing tiled images using multiple resolutions |
US5764877A (en) | 1991-06-25 | 1998-06-09 | Digital Equipment Corporation | Media recovery with time-split B-trees |
JP2582487B2 (en) | 1991-07-12 | 1997-02-19 | インターナショナル・ビジネス・マシーンズ・コーポレイション | External storage system using semiconductor memory and control method thereof |
US6230233B1 (en) * | 1991-09-13 | 2001-05-08 | Sandisk Corporation | Wear leveling techniques for flash EEPROM systems |
US5297258A (en) * | 1991-11-21 | 1994-03-22 | Ast Research, Inc. | Data logging for hard disk data storage systems |
JP3451099B2 (en) * | 1991-12-06 | 2003-09-29 | 株式会社日立製作所 | External storage subsystem |
EP0547992A3 (en) | 1991-12-17 | 1993-12-01 | Ibm | Method and system for enhanced efficiency of data recovery in balanced tree memory structures |
JP3485938B2 (en) * | 1992-03-31 | 2004-01-13 | 株式会社東芝 | Nonvolatile semiconductor memory device |
US5420998A (en) * | 1992-04-10 | 1995-05-30 | Fujitsu Limited | Dual memory disk drive |
US5398325A (en) * | 1992-05-07 | 1995-03-14 | Sun Microsystems, Inc. | Methods and apparatus for improving cache consistency using a single copy of a cache tag memory in multiple processor computer systems |
US5574877A (en) * | 1992-09-25 | 1996-11-12 | Silicon Graphics, Inc. | TLB with two physical pages per virtual tag |
US5454098A (en) | 1992-09-28 | 1995-09-26 | Conner Peripherals, Inc. | Method of emulating access to a sequential access data storage device while actually using a random access storage device |
US5561783A (en) | 1992-11-16 | 1996-10-01 | Intel Corporation | Dynamic cache coherency method and apparatus using both write-back and write-through operations |
US5751932A (en) * | 1992-12-17 | 1998-05-12 | Tandem Computers Incorporated | Fail-fast, fail-functional, fault-tolerant multiprocessor system |
US5463739A (en) | 1992-12-22 | 1995-10-31 | International Business Machines Corporation | Apparatus for vetoing reallocation requests during a data transfer based on data bus latency and the number of received reallocation requests below a threshold |
US5557770A (en) | 1993-03-24 | 1996-09-17 | International Business Machines Corporation | Disk storage apparatus and method for converting random writes to sequential writes while retaining physical clustering on disk |
KR970008188B1 (en) | 1993-04-08 | 1997-05-21 | 가부시끼가이샤 히다찌세이사꾸쇼 | Control method of flash memory and information processing apparatus using the same |
US5551002A (en) | 1993-07-01 | 1996-08-27 | Digital Equipment Corporation | System for controlling a write cache and merging adjacent data blocks for write operations |
US5572660A (en) | 1993-10-27 | 1996-11-05 | Dell Usa, L.P. | System and method for selective write-back caching within a disk array subsystem |
JPH086854A (en) | 1993-12-23 | 1996-01-12 | Unisys Corp | Outboard-file-cache external processing complex |
US6026027A (en) * | 1994-01-31 | 2000-02-15 | Norand Corporation | Flash memory system having memory cache |
ATE220811T1 (en) * | 1994-02-22 | 2002-08-15 | Advanced Micro Devices Inc | VIRTUAL STORAGE ARRANGEMENT |
US6185629B1 (en) * | 1994-03-08 | 2001-02-06 | Texas Instruments Incorporated | Data transfer controller employing differing memory interface protocols dependent upon external input at predetermined time |
US5603001A (en) * | 1994-05-09 | 1997-02-11 | Kabushiki Kaisha Toshiba | Semiconductor disk system having a plurality of flash memories |
US5642501A (en) | 1994-07-26 | 1997-06-24 | Novell, Inc. | Computer method and apparatus for asynchronous ordered operations |
US5897640A (en) * | 1994-08-08 | 1999-04-27 | Microsoft Corporation | Method and system of associating, synchronizing and reconciling computer files in an operating system |
CA2203000A1 (en) * | 1994-10-18 | 1996-04-25 | Iomega Corporation | Disk cartridge detection methods and apparatus |
JPH08137634A (en) | 1994-11-09 | 1996-05-31 | Mitsubishi Electric Corp | Flash disk card |
JPH11500548A (en) * | 1995-01-23 | 1999-01-12 | タンデム コンピューターズ インコーポレイテッド | Database integrity maintenance system |
JP3426385B2 (en) | 1995-03-09 | 2003-07-14 | 富士通株式会社 | Disk controller |
US5897660A (en) * | 1995-04-07 | 1999-04-27 | Intel Corporation | Method for managing free physical pages that reduces trashing to improve system performance |
US6078925A (en) * | 1995-05-01 | 2000-06-20 | International Business Machines Corporation | Computer program product for database relational extenders |
US5917723A (en) | 1995-05-22 | 1999-06-29 | Lsi Logic Corporation | Method and apparatus for transferring data between two devices with reduced microprocessor overhead |
US5608892A (en) * | 1995-06-09 | 1997-03-04 | Alantec Corporation | Active cache for a microprocessor |
US5720029A (en) * | 1995-07-25 | 1998-02-17 | International Business Machines Corporation | Asynchronously shadowing record updates in a remote copy session using track arrays |
US5809280A (en) | 1995-10-13 | 1998-09-15 | Compaq Computer Corporation | Adaptive ahead FIFO with LRU replacement |
US5717954A (en) * | 1995-10-13 | 1998-02-10 | Compaq Computer Corporation | Locked exchange FIFO |
US5754782A (en) * | 1995-12-04 | 1998-05-19 | International Business Machines Corporation | System and method for backing up and restoring groupware documents |
US5754888A (en) * | 1996-01-18 | 1998-05-19 | The Board Of Governors For Higher Education, State Of Rhode Island And Providence Plantations | System for destaging data during idle time by transferring to destage buffer, marking segment blank , reodering data in buffer, and transferring to beginning of segment |
US5806074A (en) | 1996-03-19 | 1998-09-08 | Oracle Corporation | Configurable conflict resolution in a computer implemented distributed database |
US6247026B1 (en) | 1996-10-11 | 2001-06-12 | Sun Microsystems, Inc. | Method, apparatus, and product for leasing of delegation certificates in a distributed system |
US5832515A (en) | 1996-09-12 | 1998-11-03 | Veritas Software | Log device layered transparently within a filesystem paradigm |
US5996054A (en) | 1996-09-12 | 1999-11-30 | Veritas Software Corp. | Efficient virtualized mapping space for log device data storage system |
US6321234B1 (en) | 1996-09-18 | 2001-11-20 | Sybase, Inc. | Database server system with improved methods for logging transactions |
GB2317722B (en) | 1996-09-30 | 2001-07-18 | Nokia Mobile Phones Ltd | Memory device |
GB2317720A (en) | 1996-09-30 | 1998-04-01 | Nokia Mobile Phones Ltd | Managing Flash memory |
US6112024A (en) | 1996-10-02 | 2000-08-29 | Sybase, Inc. | Development system providing methods for managing different versions of objects with a meta model |
US5832529A (en) | 1996-10-11 | 1998-11-03 | Sun Microsystems, Inc. | Methods, apparatus, and product for distributed garbage collection |
JPH10177563A (en) | 1996-12-17 | 1998-06-30 | Mitsubishi Electric Corp | Microcomputer with built-in flash memory |
US6073232A (en) | 1997-02-25 | 2000-06-06 | International Business Machines Corporation | Method for minimizing a computer's initial program load time after a system reset or a power-on using non-volatile storage |
US6345000B1 (en) * | 1997-04-16 | 2002-02-05 | Sandisk Corporation | Flash memory permitting simultaneous read/write and erase operations in a single memory array |
US5943692A (en) | 1997-04-30 | 1999-08-24 | International Business Machines Corporation | Mobile client computer system with flash memory management utilizing a virtual address map and variable length data |
US5897638A (en) * | 1997-06-16 | 1999-04-27 | Ab Initio Software Corporation | Parallel virtual file system |
US6148368A (en) | 1997-07-31 | 2000-11-14 | Lsi Logic Corporation | Method for accelerating disk array write operations using segmented cache memory and data logging |
US6879266B1 (en) * | 1997-08-08 | 2005-04-12 | Quickshift, Inc. | Memory module including scalable embedded parallel data compression and decompression engines |
US6000006A (en) | 1997-08-25 | 1999-12-07 | Bit Microsystems, Inc. | Unified re-map and cache-index table with dual write-counters for wear-leveling of non-volatile flash RAM mass storage |
US6240414B1 (en) * | 1997-09-28 | 2001-05-29 | Eisolutions, Inc. | Method of resolving data conflicts in a shared data environment |
US6189071B1 (en) | 1997-10-06 | 2001-02-13 | Emc Corporation | Method for maximizing sequential output in a disk array storage device |
US6108004A (en) | 1997-10-21 | 2000-08-22 | International Business Machines Corporation | GUI guide for data mining |
FR2770952B1 (en) | 1997-11-12 | 2000-01-21 | Adl Systeme Sa | TELE-WRITING DEVICE |
US6560702B1 (en) * | 1997-12-10 | 2003-05-06 | Phoenix Technologies Ltd. | Method and apparatus for execution of an application during computer pre-boot operation |
US6098075A (en) | 1997-12-16 | 2000-08-01 | International Business Machines Corporation | Deferred referential integrity checking based on determining whether row at-a-time referential integrity checking would yield the same results as deferred integrity checking |
US6567889B1 (en) | 1997-12-19 | 2003-05-20 | Lsi Logic Corporation | Apparatus and method to provide virtual solid state disk in cache memory in a storage controller |
US6018746A (en) * | 1997-12-23 | 2000-01-25 | Unisys Corporation | System and method for managing recovery information in a transaction processing system |
US6006291A (en) | 1997-12-31 | 1999-12-21 | Intel Corporation | High-throughput interface between a system memory controller and a peripheral device |
US6205527B1 (en) * | 1998-02-24 | 2001-03-20 | Adaptec, Inc. | Intelligent backup and restoring system and method for implementing the same |
US7007072B1 (en) * | 1999-07-27 | 2006-02-28 | Storage Technology Corporation | Method and system for efficiently storing web pages for quick downloading at a remote device |
US6272534B1 (en) | 1998-03-04 | 2001-08-07 | Storage Technology Corporation | Method and system for efficiently storing web pages for quick downloading at a remote device |
US6959318B1 (en) | 1998-03-06 | 2005-10-25 | Intel Corporation | Method of proxy-assisted predictive pre-fetching with transcoding |
US6298428B1 (en) * | 1998-03-30 | 2001-10-02 | International Business Machines Corporation | Method and apparatus for shared persistent virtual storage on existing operating systems |
US6138125A (en) | 1998-03-31 | 2000-10-24 | Lsi Logic Corporation | Block coding method and system for failure recovery in disk arrays |
US6360330B1 (en) * | 1998-03-31 | 2002-03-19 | Emc Corporation | System and method for backing up data stored in multiple mirrors on a mass storage subsystem under control of a backup server |
US6263342B1 (en) | 1998-04-01 | 2001-07-17 | International Business Machines Corp. | Federated searching of heterogeneous datastores using a federated datastore object |
US6128627A (en) | 1998-04-15 | 2000-10-03 | Inktomi Corporation | Consistent data storage in an object cache |
US6101601A (en) | 1998-04-20 | 2000-08-08 | International Business Machines Corporation | Method and apparatus for hibernation within a distributed data processing system |
US6122685A (en) | 1998-05-06 | 2000-09-19 | Emc Corporation | System for improving the performance of a disk storage device by reconfiguring a logical volume of data in response to the type of operations being performed |
US6314433B1 (en) | 1998-06-12 | 2001-11-06 | Hewlett-Packard Company | Frame-based heroic data recovery |
FR2780178B1 (en) | 1998-06-18 | 2001-08-10 | Inst Nat Rech Inf Automat | METHOD FOR TRANSFORMING AND TRANSPORTING DATA BETWEEN AGENT SERVERS PRESENT ON MACHINES AND A CENTRAL AGENT SERVER PRESENT ON ANOTHER MACHINE |
US6425057B1 (en) | 1998-08-27 | 2002-07-23 | Hewlett-Packard Company | Caching protocol method and system based on request frequency and relative storage duration |
US6714935B1 (en) * | 1998-09-21 | 2004-03-30 | Microsoft Corporation | Management of non-persistent data in a persistent database |
US6209088B1 (en) * | 1998-09-21 | 2001-03-27 | Microsoft Corporation | Computer hibernation implemented by a computer operating system |
US6519597B1 (en) * | 1998-10-08 | 2003-02-11 | International Business Machines Corporation | Method and apparatus for indexing structured documents with rich data types |
US6249841B1 (en) | 1998-12-03 | 2001-06-19 | Ramtron International Corporation | Integrated circuit memory device and method incorporating flash and ferroelectric random access memory arrays |
US6338056B1 (en) * | 1998-12-14 | 2002-01-08 | International Business Machines Corporation | Relational database extender that supports user-defined index types and user-defined search |
US6378043B1 (en) * | 1998-12-31 | 2002-04-23 | Oracle Corporation | Reward based cache management |
US6640278B1 (en) | 1999-03-25 | 2003-10-28 | Dell Products L.P. | Method for configuration and management of storage resources in a storage network |
US6401093B1 (en) | 1999-03-31 | 2002-06-04 | International Business Machines Corporation | Cross file system caching and synchronization |
US6295578B1 (en) | 1999-04-09 | 2001-09-25 | Compaq Computer Corporation | Cascaded removable media data storage system |
US6535949B1 (en) | 1999-04-19 | 2003-03-18 | Research In Motion Limited | Portable electronic device having a log-structured file system in flash memory |
US6237065B1 (en) * | 1999-05-14 | 2001-05-22 | Hewlett-Packard Company | Preemptive replacement strategy for a caching dynamic translator |
US6317806B1 (en) | 1999-05-20 | 2001-11-13 | International Business Machines Corporation | Static queue and index queue for storing values identifying static queue locations |
US6381605B1 (en) * | 1999-05-29 | 2002-04-30 | Oracle Corporation | Heirarchical indexing of multi-attribute data by sorting, dividing and storing subsets |
US6370534B1 (en) * | 1999-06-01 | 2002-04-09 | Pliant Technologies, Inc. | Blocking techniques for data storage |
TW479194B (en) | 1999-06-18 | 2002-03-11 | Phoenix Tech Ltd | Method and apparatus for execution of an application during computer pre-boot operation |
US6438750B1 (en) | 1999-06-18 | 2002-08-20 | Phoenix Technologies Ltd. | Determining loading time of an operating system |
US6199195B1 (en) * | 1999-07-08 | 2001-03-06 | Science Application International Corporation | Automatically generated objects within extensible object frameworks and links to enterprise resources |
JP3812928B2 (en) | 1999-07-14 | 2006-08-23 | 株式会社日立製作所 | External storage device and information processing system |
US6513051B1 (en) | 1999-07-16 | 2003-01-28 | Microsoft Corporation | Method and system for backing up and restoring files stored in a single instance store |
US6311232B1 (en) | 1999-07-29 | 2001-10-30 | Compaq Computer Corporation | Method and apparatus for configuring storage devices |
US6542904B2 (en) * | 1999-07-30 | 2003-04-01 | International Business Machines Corporation | Method and system for efficiently providing maintenance activity on a relational database that is utilized within a processing system |
JP3239335B2 (en) | 1999-08-18 | 2001-12-17 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Method for forming structure for electrical connection and substrate for solder transfer |
JP2001067258A (en) | 1999-08-25 | 2001-03-16 | Mitsubishi Electric Corp | Semiconductor device with built-in flash memory and flash memory address converting method |
US6370541B1 (en) * | 1999-09-21 | 2002-04-09 | International Business Machines Corporation | Design and implementation of a client/server framework for federated multi-search and update across heterogeneous datastores |
US6539456B2 (en) * | 1999-10-13 | 2003-03-25 | Intel Corporation | Hardware acceleration of boot-up utilizing a non-volatile disk cache |
US6751658B1 (en) | 1999-10-18 | 2004-06-15 | Apple Computer, Inc. | Providing a reliable operating system for clients of a net-booted environment |
US6338126B1 (en) * | 1999-12-06 | 2002-01-08 | Legato Systems, Inc. | Crash recovery without complete remirror |
DE60042640D1 (en) * | 1999-12-17 | 2009-09-10 | Nxp Bv | DATA PROCESSOR WITH CACHE MEMORY |
JP3562419B2 (en) | 2000-02-01 | 2004-09-08 | 日本電気株式会社 | Electronic exchange |
US6556983B1 (en) * | 2000-01-12 | 2003-04-29 | Microsoft Corporation | Methods and apparatus for finding semantic information, such as usage logs, similar to a query using a pattern lattice data space |
US6366996B1 (en) * | 2000-01-24 | 2002-04-02 | Pmc-Sierra, Inc. | Page memory management in non time critical data buffering applications |
US6671757B1 (en) | 2000-01-26 | 2003-12-30 | Fusionone, Inc. | Data transfer and synchronization system |
US6694336B1 (en) | 2000-01-25 | 2004-02-17 | Fusionone, Inc. | Data transfer and synchronization system |
WO2001057675A1 (en) | 2000-02-02 | 2001-08-09 | Sony Electronics Inc. | System and method for effectively utilizing a cache memory in an electronic device |
JP4131894B2 (en) | 2000-02-29 | 2008-08-13 | 株式会社東芝 | Disk control mechanism suitable for random disk write |
JP4078010B2 (en) | 2000-03-03 | 2008-04-23 | 株式会社日立グローバルストレージテクノロジーズ | Magnetic disk apparatus and information recording method |
US6633978B1 (en) * | 2000-03-31 | 2003-10-14 | Hewlett-Packard Development Company, L.P. | Method and apparatus for restoring computer resources |
US6718361B1 (en) * | 2000-04-07 | 2004-04-06 | Network Appliance Inc. | Method and apparatus for reliable and scalable distribution of data files in distributed networks |
US6820088B1 (en) * | 2000-04-10 | 2004-11-16 | Research In Motion Limited | System and method for synchronizing data records between multiple databases |
US7421541B2 (en) | 2000-05-12 | 2008-09-02 | Oracle International Corporation | Version management of cached permissions metadata |
US6629201B2 (en) | 2000-05-15 | 2003-09-30 | Superspeed Software, Inc. | System and method for high-speed substitute cache |
US6671699B1 (en) | 2000-05-20 | 2003-12-30 | Equipe Communications Corporation | Shared database usage in network devices |
US6715016B1 (en) | 2000-06-01 | 2004-03-30 | Hitachi, Ltd. | Multiple operating system control method |
JP3705731B2 (en) | 2000-06-05 | 2005-10-12 | 富士通株式会社 | I / O controller |
US7412369B1 (en) | 2000-06-09 | 2008-08-12 | Stmicroelectronics, Inc. | System and method for designing and optimizing the memory of an embedded processing system |
TW576966B (en) | 2000-06-23 | 2004-02-21 | Intel Corp | Non-volatile cache integrated with mass storage device |
US6557077B1 (en) * | 2000-07-07 | 2003-04-29 | Lsi Logic Corporation | Transportable memory apparatus and associated methods of initializing a computer system having the same |
US6928521B1 (en) | 2000-08-01 | 2005-08-09 | International Business Machines Corporation | Method, system, and data structures for using metadata in updating data in a storage device |
US6418510B1 (en) | 2000-09-14 | 2002-07-09 | International Business Machines Corporation | Cooperative cache and rotational positioning optimization (RPO) scheme for a direct access storage device (DASD) |
US6725342B1 (en) | 2000-09-26 | 2004-04-20 | Intel Corporation | Non-volatile mass storage cache coherency apparatus |
US6434682B1 (en) | 2000-09-28 | 2002-08-13 | International Business Machines Corporation | Data management system with shortcut migration via efficient automatic reconnection to previously migrated copy |
US7043524B2 (en) * | 2000-11-06 | 2006-05-09 | Omnishift Technologies, Inc. | Network caching system for streamed applications |
US6999956B2 (en) | 2000-11-16 | 2006-02-14 | Ward Mullins | Dynamic object-driven database manipulation and mapping system |
US6629198B2 (en) | 2000-12-08 | 2003-09-30 | Sun Microsystems, Inc. | Data storage system and method employing a write-ahead hash log |
US7178100B2 (en) | 2000-12-15 | 2007-02-13 | Call Charles G | Methods and apparatus for storing and manipulating variable length and fixed length data elements as a sequence of fixed length integers |
US6871271B2 (en) * | 2000-12-21 | 2005-03-22 | Emc Corporation | Incrementally restoring a mass storage device to a prior state |
JP2002197073A (en) | 2000-12-25 | 2002-07-12 | Hitachi Ltd | Cache coincidence controller |
US6651141B2 (en) | 2000-12-29 | 2003-11-18 | Intel Corporation | System and method for populating cache servers with popular media contents |
US6546472B2 (en) | 2000-12-29 | 2003-04-08 | Hewlett-Packard Development Company, L.P. | Fast suspend to disk |
US6516380B2 (en) | 2001-02-05 | 2003-02-04 | International Business Machines Corporation | System and method for a log-based non-volatile write cache in a storage controller |
US6877081B2 (en) * | 2001-02-13 | 2005-04-05 | International Business Machines Corporation | System and method for managing memory compression transparent to an operating system |
US6918022B2 (en) | 2001-02-28 | 2005-07-12 | Intel Corporation | Memory space organization |
JP2002259186A (en) | 2001-03-06 | 2002-09-13 | Hitachi Ltd | Method, program and device for checking and processing compatibility of tree structured index |
US6877111B2 (en) | 2001-03-26 | 2005-04-05 | Sun Microsystems, Inc. | Method and apparatus for managing replicated and migration capable session state for a Java platform |
US6996660B1 (en) | 2001-04-09 | 2006-02-07 | Matrix Semiconductor, Inc. | Memory device and method for storing and reading data in a write-once memory array |
US6584034B1 (en) | 2001-04-23 | 2003-06-24 | Aplus Flash Technology Inc. | Flash memory array structure suitable for multiple simultaneous operations |
US6961723B2 (en) | 2001-05-04 | 2005-11-01 | Sun Microsystems, Inc. | System and method for determining relevancy of query responses in a distributed network search mechanism |
US6717763B2 (en) | 2001-05-16 | 2004-04-06 | Hitachi Global Storage Technologies, Netherlands B.V. | Power savings method and apparatus for disk drives |
JP2002342037A (en) | 2001-05-22 | 2002-11-29 | Fujitsu Ltd | Disk device |
KR100389867B1 (en) | 2001-06-04 | 2003-07-04 | 삼성전자주식회사 | Flash memory management method |
US6697818B2 (en) | 2001-06-14 | 2004-02-24 | International Business Machines Corporation | Methods and apparatus for constructing and implementing a universal extension module for processing objects in a database |
US6922765B2 (en) | 2001-06-21 | 2005-07-26 | International Business Machines Corporation | Method of allocating physical memory space having pinned and non-pinned regions |
US6772178B2 (en) | 2001-07-27 | 2004-08-03 | Sun Microsystems, Inc. | Method and apparatus for managing remote data replication in a distributed computer system |
US6742097B2 (en) | 2001-07-30 | 2004-05-25 | Rambus Inc. | Consolidation of allocated memory to reduce power consumption |
JP2003076498A (en) | 2001-09-05 | 2003-03-14 | Hitachi Ltd | Disk storage device |
US6769050B1 (en) | 2001-09-10 | 2004-07-27 | Rambus Inc. | Techniques for increasing bandwidth in port-per-module memory systems having mismatched memory modules |
JP3822081B2 (en) | 2001-09-28 | 2006-09-13 | 東京エレクトロンデバイス株式会社 | Data writing apparatus, data writing control method, and program |
JP4093741B2 (en) | 2001-10-03 | 2008-06-04 | シャープ株式会社 | External memory control device and data driven information processing device including the same |
US6636942B2 (en) | 2001-10-05 | 2003-10-21 | International Business Machines Corporation | Storage structure for storing formatted data on a random access medium |
US6944757B2 (en) * | 2001-10-16 | 2005-09-13 | Dell Products L.P. | Method for allowing CD removal when booting embedded OS from a CD-ROM device |
EP1304620A1 (en) * | 2001-10-17 | 2003-04-23 | Texas Instruments Incorporated | Cache with selective write allocation |
US20030110357A1 (en) | 2001-11-14 | 2003-06-12 | Nguyen Phillip V. | Weight based disk cache replacement method |
US6687158B2 (en) * | 2001-12-21 | 2004-02-03 | Fujitsu Limited | Gapless programming for a NAND type flash memory |
JP2003196032A (en) | 2001-12-26 | 2003-07-11 | Nec Corp | Write cache control method of storage device, and storage device |
US20030154314A1 (en) | 2002-02-08 | 2003-08-14 | I/O Integrity, Inc. | Redirecting local disk traffic to network attached storage |
US6782453B2 (en) | 2002-02-12 | 2004-08-24 | Hewlett-Packard Development Company, L.P. | Storing data in memory |
US6901499B2 (en) | 2002-02-27 | 2005-05-31 | Microsoft Corp. | System and method for tracking data stored in a flash memory device |
US6771536B2 (en) | 2002-02-27 | 2004-08-03 | Sandisk Corporation | Operating techniques for reducing program and read disturbs of a non-volatile memory |
JP4299555B2 (en) | 2002-03-15 | 2009-07-22 | 富士通株式会社 | Cache control program |
US7136966B2 (en) | 2002-03-18 | 2006-11-14 | Lsi Logic Corporation | Method and apparatus for using a solid state disk device as a storage controller cache |
US20040044776A1 (en) * | 2002-03-22 | 2004-03-04 | International Business Machines Corporation | Peer to peer file sharing system using common protocols |
US7065627B2 (en) | 2002-03-25 | 2006-06-20 | International Business Machines Corporation | Method and system for providing an event driven image for a boot record |
JP4229626B2 (en) | 2002-03-26 | 2009-02-25 | 富士通株式会社 | File management system |
US6820180B2 (en) | 2002-04-04 | 2004-11-16 | International Business Machines Corporation | Apparatus and method of cascading backup logical volume mirrors |
US6966006B2 (en) | 2002-05-09 | 2005-11-15 | International Business Machines Corporation | Adaptive startup policy for accelerating multi-disk array spin-up |
US6898609B2 (en) | 2002-05-10 | 2005-05-24 | Douglas W. Kerwin | Database scattering system |
JP2004021370A (en) | 2002-06-13 | 2004-01-22 | Hitachi Ltd | Disk array control device |
US7062675B1 (en) | 2002-06-25 | 2006-06-13 | Emc Corporation | Data storage cache system shutdown scheme |
US7065527B2 (en) * | 2002-06-26 | 2006-06-20 | Microsoft Corporation | Systems and methods of optimizing metadata publishing system updates by alternating databases |
US7082495B2 (en) | 2002-06-27 | 2006-07-25 | Microsoft Corporation | Method and apparatus to reduce power consumption and improve read/write performance of hard disk drives using non-volatile memory |
US7017037B2 (en) * | 2002-06-27 | 2006-03-21 | Microsoft Corporation | Apparatus and method to decrease boot time and hibernate awaken time of a computer system utilizing disk spin-up-time |
US6941310B2 (en) * | 2002-07-17 | 2005-09-06 | Oracle International Corp. | System and method for caching data for a mobile application |
EP1527392B1 (en) | 2002-07-23 | 2011-11-16 | Research In Motion Limited | Data store management system and method for wireless devices |
JP2004054845A (en) | 2002-07-24 | 2004-02-19 | Sony Corp | Data management device |
JP4026753B2 (en) * | 2002-07-25 | 2007-12-26 | 株式会社日立製作所 | Semiconductor integrated circuit |
NZ520786A (en) * | 2002-08-14 | 2005-06-24 | Daniel James Oaeconnell | Method of booting a computer system using a memory image of the post boot content of the system RAM memory |
US7043610B2 (en) | 2002-08-19 | 2006-05-09 | Aristos Logic Corporation | System and method for maintaining cache coherency without external controller intervention |
FI20021620A (en) | 2002-09-10 | 2004-03-11 | Nokia Corp | Memory structure, system and electronics device and method of a memory circuit |
US20040078508A1 (en) * | 2002-10-02 | 2004-04-22 | Rivard William G. | System and method for high performance data storage and retrieval |
US6910106B2 (en) | 2002-10-04 | 2005-06-21 | Microsoft Corporation | Methods and mechanisms for proactive memory management |
US7284149B1 (en) * | 2002-10-16 | 2007-10-16 | Ken Scott Fisher | Intermittent connection protection for external computer devices |
US20040088481A1 (en) | 2002-11-04 | 2004-05-06 | Garney John I. | Using non-volatile memories for disk caching |
US7035974B2 (en) * | 2002-11-06 | 2006-04-25 | Synology Inc. | RAID-5 disk having cache memory implemented using non-volatile RAM |
US7003620B2 (en) | 2002-11-26 | 2006-02-21 | M-Systems Flash Disk Pioneers Ltd. | Appliance, including a flash memory, that is robust under power failure |
US7502791B2 (en) | 2002-11-26 | 2009-03-10 | Norsync Technology A/S | Database constraint enforcer |
US7036040B2 (en) * | 2002-11-26 | 2006-04-25 | Microsoft Corporation | Reliability of diskless network-bootable computers using non-volatile memory cache |
US7039765B1 (en) | 2002-12-19 | 2006-05-02 | Hewlett-Packard Development Company, L.P. | Techniques for cache memory management using read and write operations |
US7010645B2 (en) | 2002-12-27 | 2006-03-07 | International Business Machines Corporation | System and method for sequentially staging received data to a write cache in advance of storing the received data |
KR100504696B1 (en) | 2003-02-26 | 2005-08-03 | 삼성전자주식회사 | Nand-type flash memory device having array of status cells for storing block erase/program information |
JP2004272324A (en) | 2003-03-05 | 2004-09-30 | Nec Corp | Disk array device |
US7505958B2 (en) * | 2004-09-30 | 2009-03-17 | International Business Machines Corporation | Metadata management for a data abstraction model |
WO2004097650A1 (en) | 2003-04-25 | 2004-11-11 | Matsushita Electric Industrial Co., Ltd. | Data recording apparatus |
US7296043B2 (en) * | 2003-05-30 | 2007-11-13 | Microsoft Corporation | Memory file size adjustment |
US7139933B2 (en) * | 2003-06-20 | 2006-11-21 | International Business Machines Corporation | Preserving cache data against cluster reboot |
US7299379B2 (en) * | 2003-06-27 | 2007-11-20 | Intel Corporation | Maintaining cache integrity by recording write addresses in a log |
JP4090400B2 (en) | 2003-07-24 | 2008-05-28 | 株式会社日立製作所 | Storage system |
US7068575B2 (en) | 2003-07-30 | 2006-06-27 | Microsoft Corporation | High speed optical disc recording |
US6977842B2 (en) | 2003-09-16 | 2005-12-20 | Micron Technology, Inc. | Boosted substrate/tub programming for flash memories |
US7366866B2 (en) * | 2003-10-30 | 2008-04-29 | Hewlett-Packard Development Company, L.P. | Block size allocation in copy operations |
EP1538525A1 (en) | 2003-12-04 | 2005-06-08 | Texas Instruments Incorporated | ECC computation simultaneously performed while reading or programming a flash memory |
CN100437456C (en) | 2003-12-09 | 2008-11-26 | 松下电器产业株式会社 | Electronic device, control method thereof, host device, and control method thereof |
US7130962B2 (en) | 2003-12-18 | 2006-10-31 | Intel Corporation | Writing cache lines on a disk drive |
JP2005191413A (en) | 2003-12-26 | 2005-07-14 | Toshiba Corp | Nonvolatile semiconductor memory |
US20050251617A1 (en) | 2004-05-07 | 2005-11-10 | Sinclair Alan W | Hybrid non-volatile memory system |
US8458488B2 (en) | 2003-12-31 | 2013-06-04 | International Business Machines Corporation | Method and system for diagnosing operation of tamper-resistant software |
US20050145923A1 (en) | 2004-01-06 | 2005-07-07 | Chiou-Feng Chen | NAND flash memory with enhanced program and erase performance, and fabrication process |
US6993618B2 (en) | 2004-01-15 | 2006-01-31 | Super Talent Electronics, Inc. | Dual-mode flash storage exchanger that transfers flash-card data to a removable USB flash key-drive with or without a PC host |
US7127549B2 (en) | 2004-02-04 | 2006-10-24 | Sandisk Corporation | Disk acceleration using first and second storage devices |
KR100564613B1 (en) | 2004-02-25 | 2006-03-29 | 삼성전자주식회사 | Flash memory and method for operating firmware module dynamic loading of optical drive |
US7421562B2 (en) | 2004-03-01 | 2008-09-02 | Sybase, Inc. | Database system providing methodology for extended memory support |
US20050204091A1 (en) | 2004-03-11 | 2005-09-15 | Kilbuck Kevin M. | Non-volatile memory with synchronous DRAM interface |
US7366740B2 (en) * | 2004-05-03 | 2008-04-29 | Microsoft Corporation | Systems and methods for automatic maintenance and repair of enitites in a data model |
US7143120B2 (en) * | 2004-05-03 | 2006-11-28 | Microsoft Corporation | Systems and methods for automated maintenance and repair of database and file systems |
US7644239B2 (en) * | 2004-05-03 | 2010-01-05 | Microsoft Corporation | Non-volatile memory cache performance improvement |
JP4392601B2 (en) | 2004-05-07 | 2010-01-06 | パナソニック株式会社 | Data access device and recording medium |
US7231497B2 (en) | 2004-06-15 | 2007-06-12 | Intel Corporation | Merging write-back and write-through cache policies |
US20060010293A1 (en) * | 2004-07-09 | 2006-01-12 | Schnapp Michael G | Cache for file system used in storage system |
CN1266229C (en) | 2004-08-10 | 2006-07-26 | 汕头市龙华珠光颜料有限公司 | Pigment of multi-gradition discolour at diffierent direction and production process thereof |
US7171532B2 (en) * | 2004-08-30 | 2007-01-30 | Hitachi, Ltd. | Method and system for data lifecycle management in an external storage linkage environment |
JP4192129B2 (en) | 2004-09-13 | 2008-12-03 | 株式会社東芝 | Memory management device |
US20060075185A1 (en) * | 2004-10-06 | 2006-04-06 | Dell Products L.P. | Method for caching data and power conservation in an information handling system |
US7657756B2 (en) * | 2004-10-08 | 2010-02-02 | International Business Machines Corporaiton | Secure memory caching structures for data, integrity and version values |
JP4956922B2 (en) * | 2004-10-27 | 2012-06-20 | ソニー株式会社 | Storage device |
US20060106889A1 (en) | 2004-11-12 | 2006-05-18 | Mannby Claes-Fredrik U | Method, system, and program for managing revisions to a file |
JP4689247B2 (en) | 2004-11-19 | 2011-05-25 | キヤノン株式会社 | Camera and control method thereof |
KR100643287B1 (en) * | 2004-11-19 | 2006-11-10 | 삼성전자주식회사 | Data processing device and method for flash memory |
US20060136664A1 (en) | 2004-12-16 | 2006-06-22 | Trika Sanjeev N | Method, apparatus and system for disk caching in a dual boot environment |
US7480654B2 (en) | 2004-12-20 | 2009-01-20 | International Business Machines Corporation | Achieving cache consistency while allowing concurrent changes to metadata |
KR100670010B1 (en) | 2005-02-03 | 2007-01-19 | 삼성전자주식회사 | The hybrid broadcast encryption method |
US7620773B2 (en) | 2005-04-15 | 2009-11-17 | Microsoft Corporation | In-line non volatile memory disk read cache and write buffer |
US8812781B2 (en) | 2005-04-19 | 2014-08-19 | Hewlett-Packard Development Company, L.P. | External state cache for computer processor |
US8452929B2 (en) | 2005-04-21 | 2013-05-28 | Violin Memory Inc. | Method and system for storage of data in non-volatile media |
US7516277B2 (en) | 2005-04-28 | 2009-04-07 | Sap Ag | Cache monitoring using shared memory |
US20060277359A1 (en) | 2005-06-06 | 2006-12-07 | Faber Robert W | Blank memory location detection mechanism |
US7523256B2 (en) * | 2005-06-15 | 2009-04-21 | Bea Systems, Inc. | System and method for scheduling disk writes in an application server of transactional environment |
JP4833595B2 (en) | 2005-06-30 | 2011-12-07 | 大和ハウス工業株式会社 | Shoe box with deodorizing function |
US7640398B2 (en) * | 2005-07-11 | 2009-12-29 | Atmel Corporation | High-speed interface for high-density flash with two levels of pipelined cache |
US7409524B2 (en) * | 2005-08-17 | 2008-08-05 | Hewlett-Packard Development Company, L.P. | System and method for responding to TLB misses |
US7634516B2 (en) * | 2005-08-17 | 2009-12-15 | International Business Machines Corporation | Maintaining an aggregate including active files in a storage pool in a random access medium |
US7533215B2 (en) * | 2005-09-15 | 2009-05-12 | Intel Corporation | Distributed and packed metadata structure for disk cache |
US7395401B2 (en) | 2005-09-30 | 2008-07-01 | Sigmatel, Inc. | System and methods for accessing solid-state memory devices |
US7409537B2 (en) | 2005-10-06 | 2008-08-05 | Microsoft Corporation | Fast booting an operating system from an off state |
US8914557B2 (en) | 2005-12-16 | 2014-12-16 | Microsoft Corporation | Optimizing write and wear performance for a memory |
US20070150966A1 (en) * | 2005-12-22 | 2007-06-28 | Kirschner Wesley A | Method and apparatus for maintaining a secure software boundary |
US7451353B2 (en) | 2005-12-23 | 2008-11-11 | Intel Corporation | Cache disassociation detection |
US7627713B2 (en) | 2005-12-29 | 2009-12-01 | Intel Corporation | Method and apparatus to maintain data integrity in disk cache memory during and after periods of cache inaccessibility |
US20070207800A1 (en) | 2006-02-17 | 2007-09-06 | Daley Robert C | Diagnostics And Monitoring Services In A Mobile Network For A Mobile Device |
JP2007233896A (en) | 2006-03-03 | 2007-09-13 | Hitachi Ltd | Storage device and control method thereof |
CN102063931B (en) | 2006-03-31 | 2014-07-30 | 莫塞德技术公司 | Flash memory system control scheme |
US7558913B2 (en) | 2006-06-20 | 2009-07-07 | Microsoft Corporation | Atomic commit of cache transfer with staging area |
US7512739B2 (en) * | 2006-07-05 | 2009-03-31 | International Business Machines Corporation | Updating a node-based cache LRU tree |
US7818701B1 (en) * | 2006-12-22 | 2010-10-19 | Cypress Semiconductor Corporation | Memory controller with variable zone size |
TWI499909B (en) | 2007-01-26 | 2015-09-11 | Cheriton David | Hierarchical immutable content-addressable memory processor |
US7945734B2 (en) | 2007-08-10 | 2011-05-17 | Eastman Kodak Company | Removable storage device with code to allow change detection |
US8190652B2 (en) * | 2007-12-06 | 2012-05-29 | Intel Corporation | Achieving coherence between dynamically optimized code and original code |
US8631203B2 (en) | 2007-12-10 | 2014-01-14 | Microsoft Corporation | Management of external memory functioning as virtual cache |
US8082384B2 (en) * | 2008-03-26 | 2011-12-20 | Microsoft Corporation | Booting an electronic device using flash memory and a limited function memory controller |
US8275970B2 (en) | 2008-05-15 | 2012-09-25 | Microsoft Corp. | Optimizing write traffic to a disk |
US8032707B2 (en) | 2008-09-15 | 2011-10-04 | Microsoft Corporation | Managing cache data and metadata |
US9032151B2 (en) * | 2008-09-15 | 2015-05-12 | Microsoft Technology Licensing, Llc | Method and system for ensuring reliability of cache data and metadata subsequent to a reboot |
US7953774B2 (en) | 2008-09-19 | 2011-05-31 | Microsoft Corporation | Aggregation of write traffic to a data store |
-
2007
- 2007-12-10 US US11/953,312 patent/US8631203B2/en active Active
-
2013
- 2013-11-11 US US14/076,576 patent/US20140075126A1/en not_active Abandoned
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5668968A (en) * | 1992-03-02 | 1997-09-16 | International Business Machines Corporation | Two-level virtual/real set associative cache system and method with improved synonym detection |
US5751990A (en) * | 1994-04-26 | 1998-05-12 | International Business Machines Corporation | Abridged virtual address cache directory |
US5991847A (en) * | 1997-06-06 | 1999-11-23 | Acceleration Software International Corporation | Data pattern caching for speeding up write operations |
US20050268038A1 (en) * | 2004-05-28 | 2005-12-01 | Masahiro Yasue | Methods and apparatus for providing a software implemented cache memory |
US20070294504A1 (en) * | 2004-08-31 | 2007-12-20 | Freescale Semiconductor, Inc. | Virtual Address Cache And Method For Sharing Data Using A Unique Task Identifier |
US20070266199A1 (en) * | 2004-09-07 | 2007-11-15 | Freescale Semiconductor, Inc. | Virtual Address Cache and Method for Sharing Data Stored in a Virtual Address Cache |
US20060090031A1 (en) * | 2004-10-21 | 2006-04-27 | Microsoft Corporation | Using external memory devices to improve system performance |
US20060155931A1 (en) * | 2005-01-10 | 2006-07-13 | Microsoft Corporation | System and methods for an overlay disk and cache using portable flash memory |
US20080109625A1 (en) * | 2006-11-03 | 2008-05-08 | Microsoft Corporation | Operating system protection against side-channel attacks on secrecy |
US20080172519A1 (en) * | 2007-01-11 | 2008-07-17 | Sandisk Il Ltd. | Methods For Supporting Readydrive And Readyboost Accelerators In A Single Flash-Memory Storage Device |
US7698506B1 (en) * | 2007-04-26 | 2010-04-13 | Network Appliance, Inc. | Partial tag offloading for storage server victim cache |
US20090112949A1 (en) * | 2007-10-31 | 2009-04-30 | Microsoft Corporation | Compressed storage management |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11334484B2 (en) | 2005-12-16 | 2022-05-17 | Microsoft Technology Licensing, Llc | Optimizing write and wear performance for a memory |
CN107408073A (en) * | 2015-03-02 | 2017-11-28 | 微软技术许可有限责任公司 | Using memory compression expense is submitted to reduce memory |
CN107644038A (en) * | 2016-07-20 | 2018-01-30 | 平安科技(深圳)有限公司 | Page cache method and device |
Also Published As
Publication number | Publication date |
---|---|
US20090150611A1 (en) | 2009-06-11 |
US8631203B2 (en) | 2014-01-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8631203B2 (en) | Management of external memory functioning as virtual cache | |
US10129222B2 (en) | Trusted storage systems and methods | |
ES2827974T3 (en) | Hierarchical server-based mass storage system | |
US7681240B2 (en) | Trusted storage systems and methods | |
US8892905B2 (en) | Method and apparatus for performing selective encryption/decryption in a data storage system | |
US8375440B2 (en) | Secure bait and switch resume | |
US11139959B2 (en) | Stream ciphers for digital storage encryption | |
KR20130101147A (en) | System and method for in-place encryption | |
US20180091311A1 (en) | Secure logging for host security module | |
CN109739613B (en) | Maintenance method and access control method of nested page table and related device | |
TWI771933B (en) | Method for performing deduplication management with aid of command-related filter, host device, and storage server | |
JP2009064178A (en) | Storage device and data management method | |
US20150046398A1 (en) | Accessing And Replicating Backup Data Objects | |
US10089245B2 (en) | Management of encryption keys for multi-mode network storage device | |
EP1536307B1 (en) | Encryption of system paging file | |
WO2012050563A1 (en) | Managing shared data using a virtual machine | |
WO2007091652A1 (en) | Tally information management method and management device | |
JP2018142314A (en) | Method for scattering data for data encoding | |
EP2998903B1 (en) | System and method for robust full-drive encryption | |
US9612776B2 (en) | Dynamically updated user data cache for persistent productivity | |
JP2007058771A (en) | Storage system, storage subsystem, and cache/duplication storing method | |
RU2580014C2 (en) | System and method for changing mask of encrypted region during breakdown in computer system | |
JP2008257584A (en) | Ram disk processing method and system | |
CN114969772B (en) | Recovery method and device of encrypted file, electronic equipment and storage medium | |
JP2002351723A (en) | Antivirus computer system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MICROSOFT TECHNOLOGY LICENSING, LLC, WASHINGTON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICROSOFT CORPORATION;REEL/FRAME:034544/0541 Effective date: 20141014 |
|
AS | Assignment |
Owner name: MICROSOFT CORPORATION, WASHINGTON Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FORTIN, MICHAEL;ERGAN, CENK;IYIGUN, MEHMET;AND OTHERS;SIGNING DATES FROM 20071127 TO 20071203;REEL/FRAME:039151/0185 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION |