US20140103426A1 - Trench metal oxide semiconductor field effect transistor with multiple trenched source-body contacts for reducing gate charge - Google Patents

Trench metal oxide semiconductor field effect transistor with multiple trenched source-body contacts for reducing gate charge Download PDF

Info

Publication number
US20140103426A1
US20140103426A1 US13/650,330 US201213650330A US2014103426A1 US 20140103426 A1 US20140103426 A1 US 20140103426A1 US 201213650330 A US201213650330 A US 201213650330A US 2014103426 A1 US2014103426 A1 US 2014103426A1
Authority
US
United States
Prior art keywords
gate
trench mosfet
electrode
regions
source
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US13/650,330
Other versions
US8704297B1 (en
Inventor
Fu-Yuan Hsieh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
FORCE MOS TECHNOLOGY Co Ltd
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US13/650,330 priority Critical patent/US8704297B1/en
Assigned to FORCE MOS TECHNOLOGY CO., LTD. reassignment FORCE MOS TECHNOLOGY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HSIEH, FU-YUAN
Priority to CN201310333026.3A priority patent/CN103730500B/en
Publication of US20140103426A1 publication Critical patent/US20140103426A1/en
Application granted granted Critical
Publication of US8704297B1 publication Critical patent/US8704297B1/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41766Source or drain electrodes for field effect devices with at least part of the source or drain electrode having contact below the semiconductor surface, e.g. the source or drain electrode formed at least partially in a groove or with inclusions of conductor inside the semiconductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095Body region, i.e. base region, of DMOS transistors or IGBTs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • H01L29/407Recessed field plates, e.g. trench field plates, buried field plates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42356Disposition, e.g. buried gate electrode
    • H01L29/4236Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H01L29/42368Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity the thickness being non-uniform
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45Ohmic electrodes
    • H01L29/456Ohmic electrodes on silicon

Definitions

  • This invention relates generally to the cell structure and device configuration of power semiconductor devices. More particularly, this invention relates to a novel and improved cell structure and device configuration of a trench metal oxide semiconductor field effect transistor (MOSFET, the same hereinafter) with multiple trenched source-body contacts.
  • MOSFET trench metal oxide semiconductor field effect transistor
  • FIG. 1A shows a conventional trench MOSFET 100 of prior art, wherein a single trenched source-body contact 101 is penetrating through an n+ source region 102 and extending into a P body region 103 between two adjacent trenched gates 104 in an active area, wherein the n+ source region 102 is formed in an upper portion of the P body region 103 .
  • the smaller pitch of the device the lower R ds .
  • the minimum 10 um pitch is achieved by using 0.18 um and tungsten plug technologies for a cell density around 500 M/in 2 .
  • the R ch is less than 10% of R ds .
  • trench MOSFETs having device structure as shown in FIG. 1A no much improvement in R ds but significant increase in gate charge with higher cell density.
  • U.S. Pat. No. 8,049,273 discloses a device structure 110 having multiple trenched source-body contacts 111 in unit cells for improving the peak induced voltage in switching converter, as shown in FIG. 1B .
  • n+ source regions 112 are disposed not only along channel regions but also among the multiple trenched source-body contacts 111 , causing poor avalanche capability issue because two additional parasitic n+/P/N+ bipolar transistors exist in the device structure 110 .
  • the present invention provides a trench MOSFET with multiple trenched source-body contacts for reducing gate charge.
  • the multiple trenched source-body contacts are formed in unit cell and filled with tungsten plugs for a wide mesa between two adjacent gate trenches in an active area, furthermore, source regions are only formed along channel regions near the gate trenches, not between adjacent trenched source-body contacts for UIS (Unclamped Inductance Switching) current enhancement.
  • UIS Unclamped Inductance Switching
  • the present invention features a trench MOSFET comprising: a substrate of a first conductivity type; an epitaxial layer of the first conductivity type onto the substrate, wherein the epitaxial layer has a lower doping concentration than the substrate; a plurality of gate trenches starting from a top surface of the epitaxial layer and extending downward into the epitaxial layer; a plurality of body regions of a second conductivity type between two adjacent gate trenches; a plurality of source regions of the first conductivity type in an upper portion of the body regions in an active area; and multiple trenched source-body contacts each filled with a contact metal plug, penetrating through the source regions and extending into the body regions, wherein the source regions are only formed along channel regions near the gate trenches in the active area, not between two adjacent trenched source-body contacts.
  • the present invention features a trench MOSFET further comprising a plurality of body contact doped regions of the second conductivity type within the body regions and surrounding at least bottoms of the multiple trenched source-body contacts, wherein the body contact doped regions have a higher doping concentration than the body regions.
  • the present invention features a trench MOSFET wherein the gate trenches can be implemented to have single gate structure comprising a single electrode padded by a gate oxide layer, wherein the gate oxide layer has a thickness along sidewalls equal to or greater than bottom of the single electrode.
  • the present invention features a trench MOSFET wherein the gate trenches can be implemented to have single gate structure comprising a single electrode padded by a gate oxide layer, wherein the gate insulation layer has a greater thickness along bottom than along sidewalls of the single electrode.
  • the present invention features a trench MOSFET wherein the gate trenches can be implemented to have terrace gate structure comprising a single electrode padded by a gate oxide layer, wherein the single electrode further extends beyond the top surface of the epitaxial layer, and the gate oxide layer has a greater thickness along bottom than along sidewalls of the single electrode.
  • the gate oxide layer has a thickness along sidewalls equal to or greater than bottom of the single electrode.
  • the present invention features a trench MOSFET wherein the gate trenches can be implemented to have dual electrodes structure comprising a shielded electrode in a lower portion connected to a source metal, and a gate electrode in an upper portion of the gate trench, wherein the shielded electrode and the gate electrode are insulated from the epitaxial layer and insulated from each other.
  • the contact metal plug is a tungsten metal layer padded by a barrier metal layer of Ti/TiN or Co/TiN or Ta/TiN;
  • the trench MOSFET further comprises multiple trenched body contacts filled with the contact metal plugs and extending into the body regions.
  • FIG. 1A is a cross-sectional view of a trench MOSFET of a prior art.
  • FIG. 1B is a 3D structural diagram showing a trench MOSFET of another prior art.
  • FIG. 2 is a cross-sectional view of a preferred embodiment according to the present invention.
  • FIG. 3 is a cross-sectional view of another preferred embodiment according to the present invention.
  • FIG. 4 is a cross-sectional view of another preferred embodiment according to the present invention.
  • FIG. 5 is a cross-sectional view of another preferred embodiment according to the present invention.
  • FIG. 6 is a cross-sectional view of another preferred embodiment according to the present invention.
  • FIG. 2 Please refer to FIG. 2 for a preferred embodiment of this invention wherein an N-channel trench MOSFET 200 is formed in an N ⁇ epitaxial layer 201 onto an N+ substrate 202 coated with a back metal of Ti/Ni/Ag on a rear side as a drain metal 203 .
  • a plurality of gate trenches 204 are formed starting from a top surface of the N ⁇ epitaxial layer 201 and extending downward into the N ⁇ epitaxial layer 201 , each of the gate trenches 204 is formed having single gate structure comprising a single electrode 205 padded by a gate oxide layer 206 , wherein the gate oxide layer 206 has a thickness along sidewalls equal to along bottom of the single electrode 205 .
  • the gate oxide layer 206 has a thickness along sidewalls greater than the bottom of the single electrode 205 .
  • the single electrode 205 can be implemented by using doped poly-silicon layer.
  • a plurality of P body regions 207 are formed in an upper portion of the N ⁇ epitaxial layer 201 between two adjacent gate trenches 204 .
  • Two trenched source-body contacts 208 - 1 and 208 - 2 filled with contact metal plugs 209 - 1 and 209 - 2 are penetrating through a contact interlayer 210 and extending into the P body region 207 in an active area, wherein the contact metal plugs 209 - 1 and 209 - 2 are tungsten metal layer padded by a barrier metal layer of Ti/TiN or Co/TiN or Ta/TiN.
  • n+ source regions 211 are only formed along channel regions near a top surface of the N ⁇ epitaxial layer 201 in the active area, not between two adjacent trenched source-body contacts 208 - 1 and 208 - 2 for UIS current enhancement.
  • a trenched body contact 214 is filled with the contact metal plug 215 which is as same as the contact metal plugs 209 - 1 and 209 - 2 and extending into the P body region 207 adjacent edge of the active area.
  • a plurality of p+ body contact doped regions 212 are formed within the P body regions 207 surrounding at least bottoms of the trenched source-body contacts 208 - 1 and 208 - 2 and the trenched body contact 214 to reduce the contact resistance between the P body region 207 and the contact metal plugs 209 - 1 , 209 - 2 and 215 .
  • a trenched gate contact 216 filled with the contact metal plug 218 which is as same as the contact metal plugs 209 - 1 and 209 - 2 connects a single electrode 205 ′ in a gate trench 204 ′ in a trenched gate contact area to a gate metal 217 for gate connection, wherein the single electrode 205 ′ has a greater width than the single electrode 205 in the active area.
  • FIG. 3 shows a cross-sectional view of another trench MOSFET 300 according to the present invention.
  • the trench MOSFET 300 has a similar structure to the trench MOSFET 200 in FIG. 2 except that, in FIG. 3 , the trench MOSFET 300 further comprises an additional trenched body contact 301 between the trenched source-body contacts 308 - 1 and 308 - 2 , similarly, n+ source regions 311 only formed along channel regions near the gate trenches 304 , not among the trenched source-body contacts 308 - 1 , 308 - 2 and 301 for UIS current enhancement. Accordingly, the P+ body contact doped regions 312 are formed within the P body regions 307 surrounding at least bottoms of all the trenched contacts to reduce the contact resistance between the P body regions 307 and the contact metal plugs.
  • FIG. 4 shows a cross-sectional view of another trench MOSFET 400 according to the present invention.
  • the trench MOSFET 400 has a similar structure to the trench MOSFET 200 in FIG. 2 except that, in FIG. 4 , all the gate trenches 404 are formed having single gate structure comprising a single electrode 405 padded by a gate oxide layer 406 , wherein the gate oxide layer 406 has a greater thickness along bottom than along sidewalls of the single electrode 405 .
  • FIG. 5 shows a cross-sectional view of another trench MOSFET 500 according to the present invention.
  • the trench MOSFET 500 has a similar structure to the trench MOSFET 200 in FIG. 2 except that, in FIG. 5 , all the gate trenches 504 are formed having terrace gate structure comprising a single electrode 505 padded by a gate oxide layer 506 , wherein the single electrode 505 further extends beyond the top surface of the epitaxial layer 501 , and the gate oxide layer 506 has a greater thickness along bottom than along sidewalls of the single electrode 505 .
  • the gate oxide layer has a thickness along sidewalls equal to or greater than bottom of the single electrode.
  • FIG. 6 shows a cross-sectional view of another trench MOSFET 600 according to the present invention.
  • the trench MOSFET 600 has a similar structure to the trench MOSFET 200 in FIG. 2 except that, in FIG. 6 , the gate trenches 604 are formed having dual electrodes structure comprising a shielded electrode (S, as illustrated in FIG. 6 ) 605 in a lower portion and a gate electrode (G, as illustrated in FIG.
  • S shielded electrode
  • G gate electrode
  • the trench MOSFET 600 further comprises a shielded gate trench 610 only filled with the shielded electrode 605 which is connected to a source metal 611 of the trench MOSFET 600 via a trenched shielded electrode contact 612 filled with a contact metal plug.

Abstract

A trench MOSFET with multiple trenched source-body contacts is disclosed for reducing gate charge by applying multiple trenched source-body contacts in unit cell. Furthermore, source regions are only formed along channel regions near the gate trenches, not between adjacent trenched source-body contacts for UIS (Unclamped Inductance Switching) current enhancement.

Description

    FIELD OF THE INVENTION
  • This invention relates generally to the cell structure and device configuration of power semiconductor devices. More particularly, this invention relates to a novel and improved cell structure and device configuration of a trench metal oxide semiconductor field effect transistor (MOSFET, the same hereinafter) with multiple trenched source-body contacts.
  • BACKGROUND OF THE INVENTION
  • FIG. 1A shows a conventional trench MOSFET 100 of prior art, wherein a single trenched source-body contact 101 is penetrating through an n+ source region 102 and extending into a P body region 103 between two adjacent trenched gates 104 in an active area, wherein the n+ source region 102 is formed in an upper portion of the P body region 103. For trench MOSFET like the trench MOSFET 100 with voltage rating below 100V (Low Voltage), channel resistance Rch accounts for about 10% and 30% of total Rds at Vgs=10V and at Vgs=4.5V respectively for a 30V N-channel device. It can be seen that the channel resistance Rch plays an important role in on-resistance, especially at Vgs=4.5V. Therefore, the smaller pitch of the device, the lower Rds. So far, the minimum 10 um pitch is achieved by using 0.18 um and tungsten plug technologies for a cell density around 500 M/in2. However, for voltage rating beyond 100V (Middle and High Voltages), applications of the middle and high voltage devices are more at Vgs=10V. The Rch is less than 10% of Rds. For trench MOSFETs having device structure as shown in FIG. 1A, no much improvement in Rds but significant increase in gate charge with higher cell density.
  • Another prior art U.S. Pat. No. 8,049,273 discloses a device structure 110 having multiple trenched source-body contacts 111 in unit cells for improving the peak induced voltage in switching converter, as shown in FIG. 1B. However, n+ source regions 112 are disposed not only along channel regions but also among the multiple trenched source-body contacts 111, causing poor avalanche capability issue because two additional parasitic n+/P/N+ bipolar transistors exist in the device structure 110.
  • Therefore, there is still a need in the art of the semiconductor power device, particularly for trench MOSFET design and fabrication, to provide a novel cell structure, device configuration that would resolve these difficulties and design limitations.
  • SUMMARY OF THE INVENTION
  • The present invention provides a trench MOSFET with multiple trenched source-body contacts for reducing gate charge. According to the present invention, the multiple trenched source-body contacts are formed in unit cell and filled with tungsten plugs for a wide mesa between two adjacent gate trenches in an active area, furthermore, source regions are only formed along channel regions near the gate trenches, not between adjacent trenched source-body contacts for UIS (Unclamped Inductance Switching) current enhancement.
  • In one aspect, the present invention features a trench MOSFET comprising: a substrate of a first conductivity type; an epitaxial layer of the first conductivity type onto the substrate, wherein the epitaxial layer has a lower doping concentration than the substrate; a plurality of gate trenches starting from a top surface of the epitaxial layer and extending downward into the epitaxial layer; a plurality of body regions of a second conductivity type between two adjacent gate trenches; a plurality of source regions of the first conductivity type in an upper portion of the body regions in an active area; and multiple trenched source-body contacts each filled with a contact metal plug, penetrating through the source regions and extending into the body regions, wherein the source regions are only formed along channel regions near the gate trenches in the active area, not between two adjacent trenched source-body contacts.
  • In another aspect, the present invention features a trench MOSFET further comprising a plurality of body contact doped regions of the second conductivity type within the body regions and surrounding at least bottoms of the multiple trenched source-body contacts, wherein the body contact doped regions have a higher doping concentration than the body regions.
  • In another aspect, the present invention features a trench MOSFET wherein the gate trenches can be implemented to have single gate structure comprising a single electrode padded by a gate oxide layer, wherein the gate oxide layer has a thickness along sidewalls equal to or greater than bottom of the single electrode.
  • In another aspect, the present invention features a trench MOSFET wherein the gate trenches can be implemented to have single gate structure comprising a single electrode padded by a gate oxide layer, wherein the gate insulation layer has a greater thickness along bottom than along sidewalls of the single electrode.
  • In another aspect, the present invention features a trench MOSFET wherein the gate trenches can be implemented to have terrace gate structure comprising a single electrode padded by a gate oxide layer, wherein the single electrode further extends beyond the top surface of the epitaxial layer, and the gate oxide layer has a greater thickness along bottom than along sidewalls of the single electrode. Alternatively, the gate oxide layer has a thickness along sidewalls equal to or greater than bottom of the single electrode.
  • In another aspect, the present invention features a trench MOSFET wherein the gate trenches can be implemented to have dual electrodes structure comprising a shielded electrode in a lower portion connected to a source metal, and a gate electrode in an upper portion of the gate trench, wherein the shielded electrode and the gate electrode are insulated from the epitaxial layer and insulated from each other.
  • Preferred embodiments include one or more of the following features: the contact metal plug is a tungsten metal layer padded by a barrier metal layer of Ti/TiN or Co/TiN or Ta/TiN; the trench MOSFET further comprises multiple trenched body contacts filled with the contact metal plugs and extending into the body regions.
  • These and other objects and advantages of the present invention will no doubt become obvious to those of ordinary skill in the art after having read the following detailed description of the preferred embodiment, which is illustrated in the various drawing figures.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The present invention can be more fully understood by reading the following detailed description of the preferred embodiments, with reference made to the accompanying drawings, wherein:
  • FIG. 1A is a cross-sectional view of a trench MOSFET of a prior art.
  • FIG. 1B is a 3D structural diagram showing a trench MOSFET of another prior art.
  • FIG. 2 is a cross-sectional view of a preferred embodiment according to the present invention.
  • FIG. 3 is a cross-sectional view of another preferred embodiment according to the present invention.
  • FIG. 4 is a cross-sectional view of another preferred embodiment according to the present invention.
  • FIG. 5 is a cross-sectional view of another preferred embodiment according to the present invention.
  • FIG. 6 is a cross-sectional view of another preferred embodiment according to the present invention.
  • DETAILED DESCRIPTION OF THE EMBODIMENTS
  • In the following Detailed Description, reference is made to the accompanying drawings, which forms a part thereof, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. In this regard, directional terminology, such as “top”, “bottom”, “front”, “back”, etc., is used with reference to the orientation of the Figure(s) being described. Because components of embodiments can be positioned in a number of different orientations, the directional terminology is used for purpose of illustration and is in no way limiting. It is to be understood that other embodiments may be utilized and structural or logical changes may be make without departing from the scope of the present invention. The following detailed description, therefore, is not to be taken in a limiting sense, and the scope of the present invention is defined by the appended claims. It is to be understood that the features of the various exemplary embodiments described herein may be combined with each other, unless specifically noted otherwise.
  • Please refer to FIG. 2 for a preferred embodiment of this invention wherein an N-channel trench MOSFET 200 is formed in an N− epitaxial layer 201 onto an N+ substrate 202 coated with a back metal of Ti/Ni/Ag on a rear side as a drain metal 203. A plurality of gate trenches 204 are formed starting from a top surface of the N− epitaxial layer 201 and extending downward into the N− epitaxial layer 201, each of the gate trenches 204 is formed having single gate structure comprising a single electrode 205 padded by a gate oxide layer 206, wherein the gate oxide layer 206 has a thickness along sidewalls equal to along bottom of the single electrode 205. Alternative, the gate oxide layer 206 has a thickness along sidewalls greater than the bottom of the single electrode 205. The single electrode 205 can be implemented by using doped poly-silicon layer. A plurality of P body regions 207 are formed in an upper portion of the N− epitaxial layer 201 between two adjacent gate trenches 204. Two trenched source-body contacts 208-1 and 208-2 filled with contact metal plugs 209-1 and 209-2 are penetrating through a contact interlayer 210 and extending into the P body region 207 in an active area, wherein the contact metal plugs 209-1 and 209-2 are tungsten metal layer padded by a barrier metal layer of Ti/TiN or Co/TiN or Ta/TiN. Specially, n+ source regions 211 are only formed along channel regions near a top surface of the N− epitaxial layer 201 in the active area, not between two adjacent trenched source-body contacts 208-1 and 208-2 for UIS current enhancement. A trenched body contact 214 is filled with the contact metal plug 215 which is as same as the contact metal plugs 209-1 and 209-2 and extending into the P body region 207 adjacent edge of the active area. A plurality of p+ body contact doped regions 212 are formed within the P body regions 207 surrounding at least bottoms of the trenched source-body contacts 208-1 and 208-2 and the trenched body contact 214 to reduce the contact resistance between the P body region 207 and the contact metal plugs 209-1, 209-2 and 215. A trenched gate contact 216 filled with the contact metal plug 218 which is as same as the contact metal plugs 209-1 and 209-2 connects a single electrode 205′ in a gate trench 204′ in a trenched gate contact area to a gate metal 217 for gate connection, wherein the single electrode 205′ has a greater width than the single electrode 205 in the active area.
  • FIG. 3 shows a cross-sectional view of another trench MOSFET 300 according to the present invention. The trench MOSFET 300 has a similar structure to the trench MOSFET 200 in FIG. 2 except that, in FIG. 3, the trench MOSFET 300 further comprises an additional trenched body contact 301 between the trenched source-body contacts 308-1 and 308-2, similarly, n+ source regions 311 only formed along channel regions near the gate trenches 304, not among the trenched source-body contacts 308-1, 308-2 and 301 for UIS current enhancement. Accordingly, the P+ body contact doped regions 312 are formed within the P body regions 307 surrounding at least bottoms of all the trenched contacts to reduce the contact resistance between the P body regions 307 and the contact metal plugs.
  • FIG. 4 shows a cross-sectional view of another trench MOSFET 400 according to the present invention. The trench MOSFET 400 has a similar structure to the trench MOSFET 200 in FIG. 2 except that, in FIG. 4, all the gate trenches 404 are formed having single gate structure comprising a single electrode 405 padded by a gate oxide layer 406, wherein the gate oxide layer 406 has a greater thickness along bottom than along sidewalls of the single electrode 405.
  • FIG. 5 shows a cross-sectional view of another trench MOSFET 500 according to the present invention. The trench MOSFET 500 has a similar structure to the trench MOSFET 200 in FIG. 2 except that, in FIG. 5, all the gate trenches 504 are formed having terrace gate structure comprising a single electrode 505 padded by a gate oxide layer 506, wherein the single electrode 505 further extends beyond the top surface of the epitaxial layer 501, and the gate oxide layer 506 has a greater thickness along bottom than along sidewalls of the single electrode 505. Alternatively, the gate oxide layer has a thickness along sidewalls equal to or greater than bottom of the single electrode.
  • FIG. 6 shows a cross-sectional view of another trench MOSFET 600 according to the present invention. The trench MOSFET 600 has a similar structure to the trench MOSFET 200 in FIG. 2 except that, in FIG. 6, the gate trenches 604 are formed having dual electrodes structure comprising a shielded electrode (S, as illustrated in FIG. 6) 605 in a lower portion and a gate electrode (G, as illustrated in FIG. 6) 606 in an upper portion of the gate trench 604, wherein sidewalls and bottom of the shielded electrode 605 are surrounded by a gate insulation layer 607, sidewalls of the gate electrode 606 are surrounded by a gate oxide layer 608, wherein the shielded electrode 605 and the gate electrode 606 are insulated from each other by an inter-insulation layer 609. The trench MOSFET 600 further comprises a shielded gate trench 610 only filled with the shielded electrode 605 which is connected to a source metal 611 of the trench MOSFET 600 via a trenched shielded electrode contact 612 filled with a contact metal plug.
  • Although the present invention has been described in terms of the presently preferred embodiments, it is to be understood that such disclosure is not to be interpreted as limiting. Various alternations and modifications will no doubt become apparent to those skilled in the art after reading the above disclosure. Accordingly, it is intended that the appended claims be interpreted as covering all alternations and modifications as fall within the true spirit and scope of the invention.

Claims (8)

What is claimed is:
1. A trench MOSFET comprising:
a substrate of a first conductivity type;
an epitaxial layer of said first conductivity type onto said substrate, wherein said epitaxial layer has a lower doping concentration than said substrate;
a plurality of gate trenches starting from a top surface of said epitaxial layer and extending downward into said epitaxial layer;
a plurality of body regions of a second conductivity type between two adjacent gate trenches;
a plurality of source regions of said first conductivity type in an upper portion of said body regions in an active area; and
multiple trenched source-body contacts formed between every two adjacent gate trenches in an active area, each filled with a contact metal plug and extending into said body regions, wherein said source regions only formed along channel regions near said gate trenches in said active area, not between adjacent trenched source-body contacts.
2. The trench MOSFET of claim 1 further comprising a plurality of body contact doped regions of said second conductivity type within said body regions and surrounding at least bottoms of said multiple trenched source-body contacts, wherein said body contact doped regions have a higher doping concentration than said body regions.
3. The trench MOSFET of claim 1, wherein said contact metal plug is a tungsten metal layer padded by a barrier metal layer of Ti/TiN or Co/TiN or Ta/TiN.
4. The trench MOSFET of claim 1 further comprising multiple trenched body contacts filled with said contact metal plugs and extending into said body regions near edge of said active area.
5. The trench MOSFET of claim 1, wherein said gate trenches can be implemented to have single gate structure comprising a single electrode padded by a gate oxide layer, wherein said gate oxide layer has a thickness along sidewalls equal to or greater than along bottom of said single electrode.
6. The trench MOSFET of claim 1, wherein said gate trenches can be implemented to have single gate structure comprising a single electrode padded by a gate oxide layer, wherein said gate oxide layer has a greater thickness along bottom than along sidewalls of said single electrode.
7. The trench MOSFET of claim 1, wherein said gate trenches can be implemented to have terrace gate structure comprising a single electrode padded by a gate oxide layer, wherein said single electrode further extends beyond the top surface of said epitaxial layer.
8. The trench MOSFET of claim 1, wherein said gate trenches can be implemented to have shielded gate structure comprising a shielded electrode in a lower portion connected with a source metal, and a gate electrode in an upper portion of said gate trench, wherein sidewalls and bottom of said shielded electrode are surrounded by a gate insulation layer, sidewalls of said gate electrode are surrounded by a gate oxide layer, wherein said shielded electrode and said gate electrode are insulated from each other by an inter-insulation layer.
US13/650,330 2012-10-12 2012-10-12 Trench metal oxide semiconductor field effect transistor with multiple trenched source-body contacts for reducing gate charge Active 2032-12-14 US8704297B1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US13/650,330 US8704297B1 (en) 2012-10-12 2012-10-12 Trench metal oxide semiconductor field effect transistor with multiple trenched source-body contacts for reducing gate charge
CN201310333026.3A CN103730500B (en) 2012-10-12 2013-07-31 Groove type metal oxide semiconductor FET

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/650,330 US8704297B1 (en) 2012-10-12 2012-10-12 Trench metal oxide semiconductor field effect transistor with multiple trenched source-body contacts for reducing gate charge

Publications (2)

Publication Number Publication Date
US20140103426A1 true US20140103426A1 (en) 2014-04-17
US8704297B1 US8704297B1 (en) 2014-04-22

Family

ID=50454513

Family Applications (1)

Application Number Title Priority Date Filing Date
US13/650,330 Active 2032-12-14 US8704297B1 (en) 2012-10-12 2012-10-12 Trench metal oxide semiconductor field effect transistor with multiple trenched source-body contacts for reducing gate charge

Country Status (2)

Country Link
US (1) US8704297B1 (en)
CN (1) CN103730500B (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20150137223A1 (en) * 2013-11-15 2015-05-21 Infineon Technologies Austria Ag Transistor Component
NL2018242A (en) * 2016-01-29 2017-08-02 Shindengen Electric Mfg Power semiconductor device and method of manufacturing power semiconductor device
NL2018610A (en) * 2016-03-31 2017-10-05 Shindengen Electric Mfg Power semiconductor device and method of manufacturing power semiconductor device
CN109103257A (en) * 2018-07-09 2018-12-28 苏州硅能半导体科技股份有限公司 High reliability deep-groove power MOS component
EP3748685A1 (en) * 2019-06-06 2020-12-09 Infineon Technologies Dresden GmbH & Co . KG Semiconductor device
US11205720B2 (en) * 2019-05-30 2021-12-21 Rohm Co., Ltd. Semiconductor device with contact plugs

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104769723B (en) 2014-12-04 2018-10-23 冯淑华 Groove power semiconductor field-effect transistor
CN106206300A (en) * 2015-04-29 2016-12-07 北大方正集团有限公司 Vertical double diffused metal-oxide semiconductor field effect transistor and processing method
CN105789053A (en) * 2016-03-16 2016-07-20 上海华虹宏力半导体制造有限公司 Manufacturing method for trench gate power transistor
CN107104149B (en) * 2017-05-25 2020-04-07 中山汉臣电子科技有限公司 Power semiconductor device
US10930774B2 (en) * 2019-07-16 2021-02-23 Nami MOS CO., LTD. Shielded gate trench MOSFETs with floating trenched gates and channel stop trenched gates in termination

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5378914A (en) * 1990-05-31 1995-01-03 Canon Kabushiki Kaisha Semiconductor device with a particular source/drain and gate structure
US6710403B2 (en) * 2002-07-30 2004-03-23 Fairchild Semiconductor Corporation Dual trench power MOSFET

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200713579A (en) * 2005-09-26 2007-04-01 Fwu-Iuan Hshieh Structure for avalanche improvement of ultra high density trench MOSFET
KR100908522B1 (en) * 2007-06-28 2009-07-20 주식회사 하이닉스반도체 Semiconductor device and manufacturing method thereof
US20090315104A1 (en) * 2008-06-20 2009-12-24 Force Mos Technology Co. Ltd. Trench MOSFET with shallow trench structures
US8643092B2 (en) * 2009-11-20 2014-02-04 Force Mos Technology Co., Ltd. Shielded trench MOSFET with multiple trenched floating gates as termination

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5378914A (en) * 1990-05-31 1995-01-03 Canon Kabushiki Kaisha Semiconductor device with a particular source/drain and gate structure
US6710403B2 (en) * 2002-07-30 2004-03-23 Fairchild Semiconductor Corporation Dual trench power MOSFET

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9653598B2 (en) * 2013-11-15 2017-05-16 Infineon Technologies Austria Ag Transistor component
US20150137223A1 (en) * 2013-11-15 2015-05-21 Infineon Technologies Austria Ag Transistor Component
US10468518B2 (en) 2016-01-29 2019-11-05 Shindengen Electric Manufacturing Co., Ltd. Power semiconductor device having a first and a second conductive-type columnar regions formed alternately with each other and method of manufacturing the power semiconductor device
NL2018242A (en) * 2016-01-29 2017-08-02 Shindengen Electric Mfg Power semiconductor device and method of manufacturing power semiconductor device
WO2017130778A1 (en) * 2016-01-29 2017-08-03 新電元工業株式会社 Power semiconductor device and method for manufacturing power semiconductor device
JPWO2017130778A1 (en) * 2016-01-29 2018-11-22 新電元工業株式会社 Power semiconductor device and method of manufacturing power semiconductor device
NL2018610A (en) * 2016-03-31 2017-10-05 Shindengen Electric Mfg Power semiconductor device and method of manufacturing power semiconductor device
US10439056B2 (en) * 2016-03-31 2019-10-08 Shindengen Electric Manufacturing Co., Ltd. Power semiconductor device and method of manufacturing power semiconductor device
CN109103257A (en) * 2018-07-09 2018-12-28 苏州硅能半导体科技股份有限公司 High reliability deep-groove power MOS component
US11205720B2 (en) * 2019-05-30 2021-12-21 Rohm Co., Ltd. Semiconductor device with contact plugs
US11646370B2 (en) 2019-05-30 2023-05-09 Rohm Co., Ltd. Semiconductor device with contact plugs
EP3748685A1 (en) * 2019-06-06 2020-12-09 Infineon Technologies Dresden GmbH & Co . KG Semiconductor device
US11508841B2 (en) 2019-06-06 2022-11-22 Infineon Technologies Dresden GmbH & Co. KG Semiconductor device

Also Published As

Publication number Publication date
CN103730500B (en) 2016-09-07
US8704297B1 (en) 2014-04-22
CN103730500A (en) 2014-04-16

Similar Documents

Publication Publication Date Title
US8704297B1 (en) Trench metal oxide semiconductor field effect transistor with multiple trenched source-body contacts for reducing gate charge
US10930774B2 (en) Shielded gate trench MOSFETs with floating trenched gates and channel stop trenched gates in termination
US8466514B2 (en) Semiconductor power device integrated with improved gate source ESD clamp diodes
US8907415B2 (en) High switching trench MOSFET
US8829607B1 (en) Fast switching super-junction trench MOSFETs
US7928505B2 (en) Semiconductor device with vertical trench and lightly doped region
US8519477B2 (en) Trench MOSFET with trenched floating gates and trenched channel stop gates in termination
US8648413B2 (en) Super-junction trench MOSFET with multiple trenched source-body contacts
CN102610643B (en) Trench metal-oxide-semiconductor field effect transistor device
US7626231B1 (en) Integrated trench MOSFET and junction barrier schottky rectifier with trench contact structures
US8274113B1 (en) Trench MOSFET having shielded electrode integrated with trench Schottky rectifier
US11114558B2 (en) Shielded gate trench MOSFET integrated with super barrier rectifier
US8378392B2 (en) Trench MOSFET with body region having concave-arc shape
US20140159149A1 (en) Short channel trench mosfets
US20120175700A1 (en) Trench mos rectifier
US11004969B2 (en) Trench MOSFETs having dummy cells for avalanche capability improvement
US20120175699A1 (en) Trench mosfet with super pinch-off regions and self-aligned trenched contact
US8816348B2 (en) Shielded gate MOSFET-Schottky rectifier-diode integrated circuits with trenched contact structures
US20120211831A1 (en) Trench mosfet with trenched floating gates in termination
US20160104702A1 (en) Super-junction trench mosfet integrated with embedded trench schottky rectifier
US9252263B1 (en) Multiple semiconductor device trenches per cell pitch
US20230010328A1 (en) Shielded gate trench mosfet with multiple stepped epitaxial structures
JP2013069866A (en) Semiconductor device
US8487372B1 (en) Trench MOSFET layout with trenched floating gates and trenched channel stop gates in termination
CN109755310B (en) Power transistor with split-gate structure

Legal Events

Date Code Title Description
AS Assignment

Owner name: FORCE MOS TECHNOLOGY CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HSIEH, FU-YUAN;REEL/FRAME:029119/0285

Effective date: 20121003

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: 7.5 YR SURCHARGE - LATE PMT W/IN 6 MO, SMALL ENTITY (ORIGINAL EVENT CODE: M2555); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2552); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

Year of fee payment: 8