US20140372836A1 - Systems and Methods for Data Processing Control - Google Patents
Systems and Methods for Data Processing Control Download PDFInfo
- Publication number
- US20140372836A1 US20140372836A1 US13/945,777 US201313945777A US2014372836A1 US 20140372836 A1 US20140372836 A1 US 20140372836A1 US 201313945777 A US201313945777 A US 201313945777A US 2014372836 A1 US2014372836 A1 US 2014372836A1
- Authority
- US
- United States
- Prior art keywords
- data
- encoding
- value
- circuit
- data processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
- G11B20/1833—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1131—Scheduling of bit node or check node processing
- H03M13/114—Shuffled, staggered, layered or turbo decoding schedules
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
- H03M13/2927—Decoding strategies
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2957—Turbo codes and decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
- H03M13/611—Specific encoding aspects, e.g. encoding by means of decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/6331—Error control coding in combination with equalisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/6343—Error control coding in combination with techniques for partial response channels, e.g. recording
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
- G11B20/1833—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information
- G11B2020/185—Error detection or correction; Testing, e.g. of drop-outs by adding special lists or symbols to the coded information using an low density parity check [LDPC] code
Definitions
- the present inventions are related to systems and methods for data processing, and more particularly to systems and methods for performing data encoding.
- Various data processing systems have been developed including storage systems, cellular telephone systems, and radio transmission systems.
- data is transferred from a sender to a receiver via some medium.
- data is sent from a sender (i.e., a write function) to a receiver (i.e., a read function) via a storage medium.
- a sender i.e., a write function
- a receiver i.e., a read function
- errors are introduced that, if not corrected, can corrupt the data and render the information unusable.
- data decoding fails to properly decode.
- the present inventions are related to systems and methods for data processing, and more particularly to systems and methods for performing data encoding.
- Some embodiments of the present invention provide data processing systems that include a data encoder circuit.
- the data encoder circuit is operable to: receive N data sets; apply a data encoding algorithm to each of N ⁇ 1 of the N data sets to yield respective N ⁇ 1 encoded outputs using a predefined encoding value; calculate a syndrome value for each of the N ⁇ 1 encoded outputs to yield N ⁇ 1 syndrome values; aggregate the N ⁇ 1 syndrome values to yield an aggregate syndrome value; and apply the data encoding algorithm to the Nth of the N data sets to yield an Nth encoded output using the aggregate syndrome value in place of the predefined encoding value.
- FIG. 1 shows a data processing circuit including hybrid layer encoding and decoding circuitry in accordance with one or more embodiments of the present invention
- FIG. 2 a depicts a data processing system including hybrid layer encoding and decoding circuitry in accordance with various embodiments of the present invention
- FIG. 2 b depicts the encoding circuit of FIG. 2 a
- FIG. 2 c graphically depicts an example hybrid layer encoding matrix comprising two component codewords that may be used in relation to one or more embodiments of the present invention
- FIG. 2 d graphically depicts a hybrid layer codeword resulting from application of the hybrid layer encoding matrix of FIG. 2 c;
- FIG. 3 shows a data processing circuit including a hybrid layer data decoding circuit in accordance with one or more embodiments of the present invention
- FIG. 4 is a flow diagram showing a method in accordance with some embodiments of the present invention for applying hybrid layer data decoding
- FIGS. 5 a - 5 b shows an encoding circuit that may be used in relation to the various embodiments of the present invention.
- FIG. 6 shows another data processing circuit including a hybrid layer data decoding circuit in accordance with other embodiments of the present invention.
- FIG. 7 is a flow diagram showing a method in accordance with some embodiments of the present invention for applying hybrid layer decoding to data encoded by the encoding circuit of FIG. 5 .
- the present inventions are related to systems and methods for data processing, and more particularly to systems and methods for performing data encoding.
- Some embodiments of the present invention provide data processing systems that include a data encoder circuit.
- the data encoder circuit is operable to: receive N data sets; apply a data encoding algorithm to each of N ⁇ 1 of the N data sets to yield respective N ⁇ 1 encoded outputs using a predefined encoding value; calculate a syndrome value for each of the N ⁇ 1 encoded outputs to yield N ⁇ 1 syndrome values; aggregate the N ⁇ 1 syndrome values to yield an aggregate syndrome value; and apply the data encoding algorithm to the Nth of the N data sets to yield an Nth encoded output using the aggregate syndrome value in place of the predefined encoding value.
- the data encoding algorithm is a low density parity check encoding algorithms.
- the aggregate syndrome value plus a syndrome value corresponding to the Nth encoded output is equal to the predefined encoding value.
- the predefined encoding value is ‘0’.
- the encoding algorithm includes XORing an interim value of the Nth encoded output with the aggregate syndrome value as part of generating the Nth encoded output; and encoding algorithm includes XORing an interim value of a processing data set with the predefined encoding value during encoding of each of the N ⁇ 1 of the N data sets.
- the encoder circuit includes a selector circuit and an XOR circuit.
- the selector circuit is operable to provide the predefined encoding value during encoding of each of N ⁇ 1 of the N data sets; and to provide the aggregate syndrome value during application of the data encoding algorithm to the Nth of the N data sets.
- the XOR circuit is operable to receive an interim value corresponding to one of the N data sets, and to XOR the interim value with the selection output.
- the difference between applying the data encoding algorithm to the N ⁇ 1 of the N data sets and applying the data encoding algorithm to the Nth of the N data sets is a difference between the source of the selection output.
- the selection output is the aggregate syndrome value during application of the second data encoding algorithm to the Nth of the N data sets
- the selection input is a predefined value during application of the first data encoding algorithm to the N ⁇ 1 of the N data sets.
- the difference between applying the data encoding algorithm to the N ⁇ 1 of the N data sets and applying the data encoding algorithm to the Nth of the N data sets is limited to use of the predefined encoding value during encoding of the N ⁇ 1 of the N data sets and to use of the aggregate syndrome value during encoding of the Nth of the N data sets.
- the data encoder circuit includes a concatenation circuit operable to combine the N ⁇ 1 encoded outputs and the N-th encoded output to yield a transfer codeword.
- the predefined encoding value is not included with the transfer codeword.
- the data processing system is part of a data storage device including a storage medium, and the storage information derived from the transfer codeword is stored to the storage medium. In other cases, the data processing system is part of a communication device operable to transfer information derived from the transfer codeword via a transfer medium.
- inventions of the present invention provide methods for data processing that include: receiving N data sets; applying a data encoding algorithm to each of N ⁇ 1 of the N data sets to yield respective N ⁇ 1 encoded outputs using a predefined encoding value; calculating a syndrome value for each of the N ⁇ 1 encoded outputs to yield N ⁇ 1 syndrome values; aggregating the N ⁇ 1 syndrome values to yield an aggregate syndrome value; and applying the data encoding algorithm to the Nth of the N data sets to yield an Nth encoded output using the aggregate syndrome value in place of the predefined encoding value.
- the aggregate syndrome value plus the Nth syndrome value is equal to the predefined encoding value.
- the predefined encoding value is ‘0’.
- the predefined encoding value is XORed with a first interim encoding value during application of the data encoding algorithm to the N ⁇ 1 of the N data sets
- the aggregate syndrome value is XORed with a second interim encoding value during application of the data encoding algorithm to the Nth of the N data sets.
- Some embodiments of the present invention provide data processing systems that include both a data detector circuit and a data decoding circuit. Processing a data set through both the data detector circuit and the data decoder circuit is referred to herein as a global iteration. In some cases, multiple passes through the data decoder circuit may be made during a single global iteration. Such passes through the data decoder circuit are referred to herein as a local iteration. When all of the errors in a data set have been corrected through application for the data detection algorithm applied by the data detector circuit and the data decoding algorithm applied by the data decoder circuit, the processing is said to have converged.
- Various embodiments of the present invention provide data processing systems that include a data decoder circuit.
- the data decoder circuit is operable to: select a combination of a first portion of a received codeword and a second portion of the received codeword as a first codeword layer; apply a data decode algorithm to the first codeword layer to yield a first decoded output; where the first decoded output converged, set soft data in the first decoded output to a value indicating a high probability of being correctly decoded; select a combination of a third portion of a received codeword and the second portion of the received codeword as a second codeword layer; and apply the data decode algorithm to the second codeword layer guided by the first decoded output to yield a second decoded output.
- the data decode algorithm is a low density parity check algorithm.
- the data processing system is implemented as part of an integrated circuit.
- the data processing system further includes a data detector circuit operable to apply a data detection algorithm to a data input to yield a detected output where the received codeword is derived from the detected output.
- the data detection algorithm may be, but is not limited to, a maximum a posteriori data detection algorithm, or a Viterbi data detection algorithm.
- the data processing system is part of a data storage device including a storage medium, and the data input is derived from the storage medium.
- the data processing system is part of a communication device operable to receive information from a data transfer medium, and the data input is derived from the information.
- the data decoder circuit is further operable to set soft data in the second decoded output to a value indicating a high probability of being correctly decoded when the second decoded output converged. In some such instances, the data decoder circuit is further operable to provide a data output including a combination of the first decoded output and the second decoded output when both the first decoded output and the second decoded output converged.
- the data processing system further includes a data encoder circuit operable to encode a user data set to yield the received codeword.
- the first portion of the received codeword corresponds to a first component codeword and the third portion of the received codeword corresponds to a second component codeword.
- Storage system 100 including a read channel circuit 110 that includes hybrid layer encoding and decoding circuitry in accordance with one or more embodiments of the present invention.
- Storage system 100 may be, for example, a hard disk drive.
- Storage system 100 also includes a preamplifier 170 , an interface controller 120 , a hard disk controller 166 , a motor controller 168 , a spindle motor 172 , a disk platter 178 , and a read/write head assembly 176 .
- Interface controller 120 controls addressing and timing of data to/from disk platter 178 .
- the data on disk platter 178 consists of groups of magnetic signals that may be detected by read/write head assembly 176 when the assembly is properly positioned over disk platter 178 .
- disk platter 178 includes magnetic signals recorded in accordance with a perpendicular recording scheme. For example, the magnetic signals may be recorded as either longitudinal or perpendicular recorded signals.
- read/write head assembly 176 is accurately positioned by motor controller 168 over a desired data track on disk platter 178 .
- the appropriate data track is defined by an address received via interface controller 120 .
- Motor controller 168 both positions read/write head assembly 176 in relation to disk platter 178 and drives spindle motor 172 by moving read/write head assembly to the proper data track on disk platter 178 under the direction of hard disk controller 166 .
- Spindle motor 172 spins disk platter 178 at a determined spin rate (RPMs).
- the sensed magnetic signals are provided as a continuous, minute analog signal representative of the magnetic data on disk platter 178 .
- This minute analog signal is transferred from read/write head assembly 176 to read channel circuit 110 via preamplifier 170 .
- Preamplifier 170 is operable to amplify the minute analog signals accessed from disk platter 178 .
- read channel circuit 110 decodes and digitizes the received analog signal to recreate the information originally written to disk platter 178 .
- the read data is provided as read data 103 .
- a write operation is substantially the opposite of the preceding read operation with write data 101 being provided to read channel circuit 110 . This data is then encoded and written to disk platter 178 .
- Writing data to disk platter 178 includes applying hybrid layer encoding to generate a hybrid layer codeword that is transferred to disk platter 178 via read/write head assembly.
- hybrid layer encoding may be done, for example, similar to that discussed below in relation to FIGS. 2 a - 2 d , and may be done using an encoding circuit similar to that discussed in FIG. 5 below.
- the hybrid layer encoding applies encoding that is used in relation to individual component codewords, and additional encoding that enhances the performance of encoded component codewords. This additional encoding is referred to generally herein as a hybrid encoding portion and is included with the component codewords to make up the hybrid layer codeword.
- Reading data from disk platter may include applying both data detection and data decoding algorithms to the hybrid layer codeword to obtain the original user data.
- hybrid layers including an individual component codeword and the hybrid portion are decoded over a number of local iterations. Where the individual component codeword converges, the soft data corresponding to the individual component codeword and the hybrid portion is set to a maximum value. In this way, the values in the hybrid portion are effectively frozen while the other hybrid layer formed of another individual component codeword and the hybrid portion is decoded.
- the added hybrid portion not only provides additional encoding that may be used to aid the data processing of a given component codeword, convergence of any of the component codewords will yield a known hybrid portion that further enhances the ability to correctly decode other component codewords within the hybrid layer codeword.
- decoding may be done using a circuit similar to that discussed below in relation to FIG. 3 or FIG. 6 , and/or a process similar to that discussed below in relation to FIG. 4 or FIG. 7 . discussed below in relation to FIG. 3 or FIG. 6 , and/or a process similar to that discussed below in relation to FIG. 4 or FIG. 7 .
- storage system 100 may be integrated into a larger storage system such as, for example, a RAID (redundant array of inexpensive disks or redundant array of independent disks) based storage system.
- RAID redundant array of inexpensive disks or redundant array of independent disks
- Such a RAID storage system increases stability and reliability through redundancy, combining multiple disks as a logical unit.
- Data may be spread across a number of disks included in the RAID storage system according to a variety of algorithms and accessed by an operating system as if it were a single disk. For example, data may be mirrored to multiple disks in the RAID storage system, or may be sliced and distributed across multiple disks in a number of techniques.
- the disks in the RAID storage system may be, but are not limited to, individual storage systems such as storage system 100 , and may be located in close proximity to each other or distributed more widely for increased security.
- write data is provided to a controller, which stores the write data across the disks, for example by mirroring or by striping the write data.
- the controller retrieves the data from the disks. The controller then yields the resulting read data as if the RAID storage system were a single disk.
- a data decoder circuit used in relation to read channel circuit 110 may be, but is not limited to, a low density parity check (LDPC) decoder circuit as are known in the art.
- LDPC low density parity check
- Transmission applications include, but are not limited to, optical fiber, radio frequency channels, wired or wireless local area networks, digital subscriber line technologies, wireless cellular, Ethernet over any medium such as copper or optical fiber, cable channels such as cable television, and Earth-satellite communications.
- Storage applications include, but are not limited to, hard disk drives, compact disks, digital video disks, magnetic tapes and memory devices such as DRAM, NAND flash, NOR flash, other non-volatile memories and solid state drives.
- storage system 100 may be modified to include solid state memory that is used to store data in addition to the storage offered by disk platter 178 .
- This solid state memory may be used in parallel to disk platter 178 to provide additional storage.
- the solid state memory receives and provides information directly to read channel circuit 110 .
- the solid state memory may be used as a cache where it offers faster access time than that offered by disk platted 178 .
- the solid state memory may be disposed between interface controller 120 and read channel circuit 110 where it operates as a pass through to disk platter 178 when requested data is not available in the solid state memory or when the solid state memory does not have sufficient storage to hold a newly written data set. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of storage systems including both disk platter 178 and a solid state memory.
- Data processing system 200 includes a hybrid layer encoding circuit 220 that generates a hybrid layer codeword.
- the encoding is applied to an original data input 205 that includes multiple segments of data that are encoded together such that the resulting hybrid layer codeword includes two or more component codewords and a corresponding hybrid encoding portion that is the same across multiple component codewords.
- Original data input 205 may be any set of input data.
- data processing system 200 is a hard disk drive
- original input 205 may be a data set that is destined for storage on a storage medium.
- a medium 240 of data processing system 200 is a storage medium.
- original input 205 may be a data set that is destined to be transferred to a receiver via a transfer medium.
- transfer mediums may be, but are not limited to, wired or wireless transfer mediums.
- a medium 240 of data processing system 200 is a transfer medium.
- FIG. 2 b a graphical depiction 290 of hybrid layer encoding circuit 220 is shown.
- original data input 205 is provided to an encoder circuit 212 where it is multiplied by a hybrid layer encoding matrix 232 to yield a hybrid layer codeword 234 .
- FIG. 2 c graphically depicts an example hybrid layer encoding matrix 232 comprising two component codewords that may be used in relation to one or more embodiments of the present invention.
- hybrid layer encoding matrix 232 includes H-matrices 295 that when multiplied by a portion of original data input 205 yield a respective component codeword (i.e., a component codeword corresponding to H-matrix 295 a and 0-fill matrix 297 a of rows 272 , and a component codeword corresponding to H-matrix 295 b and 0-fill matrix 297 b of rows 274 ), and hybrid matrices 296 that when multiplied by the portions of original data 205 yield respective hybrid portions (i.e., a hybrid portion corresponding to hybrid-matrix 296 a and a hybrid portion corresponding to hybrid matrix 296 b , with the combination of the hybrid portions from rows 276 yielding a hybrid encoding portion).
- a hybrid portion corresponding to hybrid-matrix 296 a and a hybrid portion corresponding to hybrid matrix 296 b with the combination of the hybrid portions from rows 276 yielding a hybrid encoding portion.
- the 0-file matrices are matrices of all zeros.
- FIG. 2 c shows a hybrid layer encoding matrix for generating a hybrid layer codeword having two component codewords
- other embodiments of the present invention may utilize an encoding matrix capable of generating a hybrid layer codeword having three or more component codewords.
- the portions of original data input 205 corresponding to each component codeword is 2K bits. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize other portion sizes that may be used in relation to different embodiments of the present invention.
- FIG. 2 d graphically depicts a hybrid layer codeword 280 resulting from application of hybrid layer encoding matrix 232 to original data input 205 .
- hybrid layer codeword 280 includes: a first component codeword (i.e., component codeword A) corresponding to row 272 of hybrid encoding matrix 232 , a second component codeword (i.e., component codeword B) corresponding to row 274 of hybrid encoding matrix 232 , and a hybrid encoding portion corresponding to row 276 of hybrid encoding matrix 232 .
- Transmission circuit 230 may be any circuit known in the art that is capable of transferring the received codeword 225 via medium 240 .
- transmission circuit 230 may include a read/write head assembly that converts an electrical signal into a series of magnetic signals appropriate for writing to a storage medium.
- transmission circuit 230 may include a wireless transmitter that converts an electrical signal into a radio frequency signal appropriate for transmission via a wireless transmission medium.
- Transmission circuit 230 provides a transmission output to medium 240 .
- Medium 240 provides a transmitted input that is the transmission output augmented with one or more errors introduced by the transference across medium 240 .
- Data processing circuit 200 includes a pre-processing circuit 250 that applies one or more analog functions to the transmitted input. Such analog functions may include, but are not limited to, amplification and filtering. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of pre-processing circuitry that may be used in relation to different embodiments of the present invention.
- Pre-processing circuit 250 provides a pre-processed output to a hybrid layer based decoding circuit 260 .
- Hybrid layer based decoding circuit 260 applies a decoding algorithm to hybrid layers of the received hybrid layer codeword sequentially. When a component codeword of a given hybrid layer converges, the soft data associated with that the hybrid layer is set to a maximum value.
- the values in the hybrid encoding portion of hybrid layer codeword are effectively frozen (in addition to the values of the converged component codeword) while another hybrid layer formed of another individual component codeword and the hybrid portion is decoded.
- the added hybrid portion not only provides additional encoding that may be used to aid the data processing of a given component codeword, convergence of any of the component codewords will yield a known hybrid portion that further enhances the ability to correctly decode other component codewords within the hybrid layer codeword.
- the result of the decoding process is provided as a data output 265 .
- Data processing circuit 300 includes an analog front end circuit 310 that receives an analog signal 305 .
- Analog front end circuit 310 processes analog signal 305 and provides a processed analog signal 312 to an analog to digital converter circuit 314 .
- Analog front end circuit 310 may include, but is not limited to, an analog filter and an amplifier circuit as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of circuitry that may be included as part of analog front end circuit 310 .
- Analog signal 305 represents hybrid layer codewords that may be similar to that discussed above in relation to FIG.
- analog signal 305 is derived from a read/write head assembly (not shown) that is disposed in relation to a storage medium (not shown).
- analog signal 305 is derived from a receiver circuit (not shown) that is operable to receive a signal from a transmission medium (not shown).
- the transmission medium may be wired or wireless.
- Analog to digital converter circuit 314 converts processed analog signal 312 into a corresponding series of digital samples 316 .
- Analog to digital converter circuit 314 may be any circuit known in the art that is capable of producing digital samples corresponding to an analog input signal. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of analog to digital converter circuits that may be used in relation to different embodiments of the present invention.
- Digital samples 316 are provided to an equalizer circuit 320 .
- Equalizer circuit 320 applies an equalization algorithm to digital samples 316 to yield an equalized output 325 .
- equalizer circuit 320 is a digital finite impulse response filter (DFIR) circuit as are known in the art.
- DFIR digital finite impulse response filter
- equalized output 325 may be received directly from a storage device in, for example, a solid state storage system.
- analog front end circuit 310 , analog to digital converter circuit 314 and equalizer circuit 320 may be eliminated where the data is received as a digital data input.
- Equalized output 325 is stored to an input buffer 353 that includes sufficient memory to maintain one or more codewords until processing of that codeword is completed through a data detector circuit 330 and a hybrid layer data decoding circuit 370 including, where warranted, multiple global iterations (passes through both data detector circuit 330 and hybrid layer data decoding circuit 370 ) and/or local iterations (passes through hybrid layer data decoding circuit 370 during a given global iteration).
- An output 357 is provided to data detector circuit 330 .
- Data detector circuit 330 may be a single data detector circuit or may be two or more data detector circuits operating in parallel on different hybrid layer codewords. Whether it is a single data detector circuit or a number of data detector circuits operating in parallel, data detector circuit 330 is operable to apply a data detection algorithm to a received codeword or data set. In some embodiments of the present invention, data detector circuit 330 is a Viterbi algorithm data detector circuit as are known in the art. In other embodiments of the present invention, data detector circuit 330 is a maximum a posteriori data detector circuit as are known in the art.
- Viterbi data detection algorithm or “Viterbi algorithm data detector circuit” are used in their broadest sense to mean any Viterbi detection algorithm or Viterbi algorithm detector circuit or variations thereof including, but not limited to, bi-direction Viterbi detection algorithm or bi-direction Viterbi algorithm detector circuit.
- maximum a posteriori data detection algorithm or “maximum a posteriori data detector circuit” are used in their broadest sense to mean any maximum a posteriori detection algorithm or detector circuit or variations thereof including, but not limited to, simplified maximum a posteriori data detection algorithm and a max-log maximum a posteriori data detection algorithm, or corresponding detector circuits.
- one data detector circuit included in data detector circuit 330 is used to apply the data detection algorithm to the received codeword for a first global iteration applied to the received codeword, and another data detector circuit included in data detector circuit 330 is operable apply the data detection algorithm to the received codeword guided by a decoded output accessed from a central memory circuit 350 on subsequent global iterations.
- data detector circuit 330 Upon completion of application of the data detection algorithm to the received hybrid layer codeword on the first global iteration, data detector circuit 330 provides a detector output 333 . Each instance of detector output 333 corresponds to a respective one of the hybrid layer received as analog input 305 .
- Detector output 333 includes soft data.
- soft data is used in its broadest sense to mean reliability data with each instance of the reliability data indicating a likelihood that a corresponding bit position or group of bit positions has been correctly detected.
- the soft data or reliability data is log likelihood ratio data as is known in the art. In cases where a higher value of soft data indicates a greater likelihood that a corresponding bit or symbol of the hybrid layer codeword has been correctly determined, setting the soft data to a maximum value makes it very unlikely that the corresponding bit will be modified during subsequent decoding or detection processes. As such, the bit or symbol is effectively frozen.
- Detected output 333 is provided to a local interleaver circuit 342 .
- Local interleaver circuit 342 is operable to shuffle sub-portions (i.e., local chunks) of the data set included as detected output and provides an interleaved codeword 346 that is stored to central memory circuit 350 .
- Interleaver circuit 342 may be any circuit known in the art that is capable of shuffling data sets to yield a re-arranged data set.
- Interleaved codeword 346 is stored to central memory circuit 350 .
- hybrid layer data decoding circuit 370 Once hybrid layer data decoding circuit 370 is available, a previously stored interleaved codeword 346 is accessed from central memory circuit 350 as a stored codeword 386 and globally interleaved by a global interleaver/de-interleaver circuit 384 .
- Global interleaver/De-interleaver circuit 384 may be any circuit known in the art that is capable of globally rearranging codewords.
- Global interleaver/De-interleaver circuit 384 provides a decoder input 352 into hybrid layer data decoding circuit 370 . Decoder input 352 may be a hybrid layer codeword similar to that discussed above in relation to FIG. 2 d where a number of component codewords are combined with hybrid encoding portions.
- the data decode algorithm is a layered low density parity check algorithm as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize other decode algorithms that may be used in relation to different embodiments of the present invention.
- Hybrid layer data decoding circuit 370 applies to data decode algorithm to decoder input 352 to yield a decoded output 371 .
- hybrid layer data decoding circuit 370 selects a first component codeword and the hybrid encoding portion as a first decoding layer. Using the example of FIG. 2 c , hybrid layer data decoding circuit 370 selects, for example, the data in hybrid layer codeword corresponding to rows 272 and rows 276 is selected. As an example, rows 272 may include eight rows, and rows 276 may include two rows. Hybrid layer data decoding circuit 370 then applies the data decoding algorithm to the first decoding layer to yield a decoded output. This process of applying the data decode algorithm to the first decoding layer is repeated for a number of local iterations until either the component codeword associated with the first decoding layer converges, or until a maximum number of local iterations is exceeded.
- the soft data associated with the first decoding layer is set to values representing the highest likelihood that data associated with the first decoding layer is correctly determined.
- the values in the hybrid encoding portion are effectively frozen while another decoding layer formed of another individual component codeword and the hybrid encoding portion is decoded. This provides additional guidance to the decoding process applied to subsequent layers.
- the soft data is left as it existed after the last local iteration. At this point, decoding of the first decoding layer is complete.
- hybrid layer data decoding circuit 370 selects a second component codeword and the hybrid encoding portion as a second decoding layer. Using the example of FIG. 2 c , hybrid layer data decoding circuit 370 selects, for example, the data in hybrid layer codeword corresponding to rows 274 and rows 276 is selected. As an example, rows 274 may include eight rows, and rows 276 may include two rows. Hybrid layer data decoding circuit 370 then applies the data decoding algorithm to the second decoding layer to yield a decoded output.
- This process of applying the data decode algorithm to the second decoding layer is repeated for a number of local iterations until either the component codeword associated with the second decoding layer converges, or until a maximum number of local iterations is exceeded.
- the soft data associated with the second decoding layer is set to values representing the highest likelihood that data associated with the second decoding layer is correctly determined. Again, in this way, the values in the hybrid encoding portion are effectively frozen while another decoding layer formed of another individual component codeword and the hybrid encoding portion is decoded. This provides additional guidance to the decoding process applied to subsequent layers.
- decoded output 354 Prior to storage of decoded output 354 to central memory circuit 350 , decoded output 354 is globally de-interleaved to yield a globally de-interleaved output 388 that is stored to central memory circuit 350 .
- the global de-interleaving reverses the global interleaving earlier applied to stored codeword 386 to yield decoder input 352 .
- a data detector circuit included in data detector circuit 330 becomes available, a previously stored de-interleaved output 388 accessed from central memory circuit 350 and locally de-interleaved by a de-interleaver circuit 344 .
- De-interleaver circuit 344 re-arranges decoder output 348 to reverse the shuffling originally performed by interleaver circuit 342 .
- a resulting de-interleaved output 397 is provided to data detector circuit 330 where it is used to guide subsequent detection of a corresponding data set previously received as equalized output 325 .
- the resulting decoded output is provided as an output codeword 372 to a de-interleaver circuit 380 .
- De-interleaver circuit 380 rearranges the data to reverse both the global and local interleaving applied to the data to yield a de-interleaved output 382 .
- De-interleaved output 382 is provided to a hard decision output circuit 390 .
- Hard decision output circuit 390 is operable to re-order data sets that may complete out of order back into their original order. The originally ordered data sets are then provided as a hard decision output 392 .
- FIG. 4 a flow diagram 400 showing a method in accordance with some embodiments of the present invention for applying hybrid layer data decoding.
- a data set is received from the central memory (block 405 ).
- the data set is a hybrid layer codeword comprising two or more component codewords.
- such a hybrid layer codeword may be similar to that discussed above in relation to FIG. 2 d .
- the process of flow diagram 400 is discussed in relation to a hybrid layer codeword that has two component codewords, but it should be noted that the process may be expanded to handle hybrid layer codewords comprising three or more component codewords.
- a combination of a first component codeword and a hybrid encoding portion of the hybrid layer codeword is selected as a first decoding layer (block 410 ).
- a data decoding algorithm is applied to the first decoding layer to yield a decoding output (block 415 ). Where it is the second or later local iteration, a prior decoding output is used to guide application of the data decoding algorithm. It is determined whether application of the decoding algorithm resulted in convergence of the first decoding layer (bock 420 ). Where the first decoding layer converged (block 420 ), the soft data corresponding to the first decoding layer is set equal to a maximum value (i.e., a value indicating the highest likelihood that the data was properly decoded) (block 425 ). This effectively freezes the first decoding layer.
- each decoding layer is allowed ten (10) local iterations through the data decoder circuit. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize other numbers of local iterations that may be allowed in accordance with different embodiments of the present invention. Where more local iterations are allowed (block 430 ), the processes of blocks 415 - 430 are reapplied to the first decoding layer guided by the previous decoding output.
- a combination of a second component codeword and the hybrid encoding portion of the hybrid layer codeword is selected as a second decoding layer (block 435 ).
- the data decoding algorithm is applied to the second decoding layer to yield a decoding output (block 440 ).
- the decoding output resulting from applying the data decoding algorithm to the first decoding layer is used to guide the first local iteration of the second decoding layer. This includes defacto frozen values for the hybrid encoding portion where the first decoding layer converged. Such frozen values improve the accuracy of the decoding algorithm applied to the second decoding layer.
- a prior decoding output corresponding to the second decoding layer is used to guide application of the data decoding algorithm. It is determined whether application of the decoding algorithm resulted in convergence of the second decoding layer (bock 445 ). Where the second decoding layer converged (block 445 ), it is determined whether the first decoding layer converged (block 460 ). Where the first decoding layer converged (block 460 ), all of the decoding layers in the hybrid layer codeword have converged, and thus the converged output is provided to a requestor (block 465 ).
- the soft data corresponding to the second decoding layer is set equal to a maximum value (i.e., a value indicating the highest likelihood that the data was properly decoded) (block 470 ). This effectively freezes the second decoding layer. At this point, the resulting decoded output is sent back to the central memory to await a subsequent global iteration (block 475 ).
- each decoding layer is allowed ten (10) local iterations through the data decoder circuit. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize other numbers of local iterations that may be allowed in accordance with different embodiments of the present invention. Where more local iterations are allowed (block 450 ), the processes of blocks 440 - 470 are reapplied to the second decoding layer guided by the previous decoding output. Where another local iteration is not allowed (block 450 ), the resulting decoded output is sent back to the central memory to await a subsequent global iteration (block 475 ).
- an encoding circuit 500 is shown in accordance with various embodiments of the present invention. In some cases, encoding circuit 500 may be used in place of encoding circuit 220 of FIG. 2 . Encoding circuit 500 utilizes an encoding matrix 599 as shown in FIG. 5 b . Encoding circuit 500 includes a sparse matrix multiplication circuit 505 that multiplies a user data input 502 (u) by a portion of an encoding matrix, Hu 1 matrix 507 (Hu 1 ), to yield a product 509 in accordance with the following equation:
- encoding circuit 500 includes a sparse matrix multiplication circuit 540 that multiplies a user data input 502 (u) by a portion of an encoding matrix, Hu 2 matrix 542 (Hu 2 ), to yield a product 544 in accordance with the following equation:
- Another sparse matrix multiplication circuit 510 multiplies product 509 by an inverse portion of the encoding matrix, Hp 21 matrix 512 (Hp 21 ), to yield a product 514 in accordance with the following equation:
- Product 544 is XORed with product 514 by a vector based XOR circuit 515 to yield a product 517 in accordance with the following equation:
- Product 517 ([ u ⁇ Hu 1 ] ⁇ Hp 21 ) ⁇ circle around ( ⁇ ) ⁇ ( u ⁇ Hu 2 ).
- Product 517 is then XORed by a selected input 579 by a vector based XOR circuit 520 to yield a product 5524 in accordance with the following equation:
- Product 524 [([ u ⁇ Hu 1 ] ⁇ Hp 21 ) ⁇ circle around ( ⁇ ) ⁇ ( u ⁇ Hu 2 )] ⁇ circle around ( ⁇ ) ⁇ Selected Input 579.
- Selected input 579 is selected to be a ‘0’ for the first N ⁇ 1 sectors included in a codeword set using corresponding syndrome based hybrid layers similar to those shown in FIG. 5 b , and is selected as an accumulated syndrome value 574 for the Nth sector included in the codeword set. Selection is done by a selector circuit 575 under control of an encoding controller circuit 580 .
- encoding controller circuit 580 asserts a control signal 582 to select the ‘0’ value during encoding of the first N ⁇ 1 sectors, and asserts control signal 582 to select accumulated syndrome value 574 during encoding of the Nth sector.
- encoding controller circuit 580 includes a counter that tracks the number of sectors processed.
- Product 524 is provided to a dense matrix multiplication circuit 525 where it is multiplied by an inverse portion of the encoding matrix, inverse Hp 22 matrix 527 (Inverse Hp 22 ), to yield a product 529 in accordance with the following equation:
- Product 529 is a parity output (P2) included as part of the transmitted codeword.
- P2 may be represented by the following equation:
- Product 529 is provided to another sparse matrix multiplication circuit 525 where it is multiplied by an inverse portion of the encoding matrix, inverse Hp 22 matrix 527 (Inverse Hp 22 ), to yield a product 534 in accordance with the following equation:
- Product 534 Product 529 ⁇ Inverse Hp 22 .
- Product 534 is XORed with product 509 by a vector based XOR circuit 550 to yield a product 554 in accordance with the following equation:
- Product 554 (Product 529 ⁇ Inverse Hp 22 ) ⁇ circle around ( ⁇ ) ⁇ ( u ⁇ Hu 1 ).
- Product 554 is provided to another sparse matrix multiplication circuit 555 where it is multiplied by an inverse portion of the encoding matrix, inverse Hp 11 matrix 557 (Inverse Hp 11 ), to yield a product 559 in accordance with the following equation:
- Product 559 [(Product 529 ⁇ Inverse Hp 22 ) ⁇ circle around ( ⁇ ) ⁇ ( u ⁇ Hu 1 )] ⁇ Inverse Hp 11 .
- Product 559 is a parity output (P1) included as part of the transmitted codeword.
- P1 may be represented by the following equation:
- a syndrome (Si) of the currently processing sector is calculated by a syndrome calculator and accumulator circuit 570 in accordance with the following equation:
- Si [ Hp 22 ( Hp 21 ⁇ Hu 1 ) Hu 2 ] ⁇ [ P ⁇ ⁇ 2 u ] .
- the calculated syndrome is accumulated with the syndromes calculated for each of the N ⁇ 1 sectors to yield accumulated syndrome value 574 in accordance with the following equation:
- the overall syndrome from the N sectors will be a ‘0’ (i.e., XORing to equal values results in a zero).
- the overall syndrome value is always ‘0’ (or any other predefined encoding value)
- it does not need to be transmitted, but can be assumed by a data decoding circuit receiving the encoded data.
- a concatenation circuit (not shown) that assembles all of the encoded codewords into one set of transfer information does not include the predefined encoding value (in this case ‘0’).
- the resulting codeword is similar to that discussed above in relation to FIG. 2 d , except hybrid encoding portion 289 is not included, but is only implied.
- Data processing circuit 600 includes an analog front end circuit 610 that receives an analog signal 605 .
- Analog front end circuit 610 processes analog signal 605 and provides a processed analog signal 612 to an analog to digital converter circuit 614 .
- Analog front end circuit 610 may include, but is not limited to, an analog filter and an amplifier circuit as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of circuitry that may be included as part of analog front end circuit 610 .
- Analog signal 605 represents hybrid layer codewords that may be similar to that discussed above in relation to FIG.
- analog signal 605 is derived from a read/write head assembly (not shown) that is disposed in relation to a storage medium (not shown). In other cases, analog signal 605 is derived from a receiver circuit (not shown) that is operable to receive a signal from a transmission medium (not shown). The transmission medium may be wired or wireless. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of source from which analog input 605 may be derived.
- Analog to digital converter circuit 614 converts processed analog signal 612 into a corresponding series of digital samples 616 .
- Analog to digital converter circuit 614 may be any circuit known in the art that is capable of producing digital samples corresponding to an analog input signal. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of analog to digital converter circuits that may be used in relation to different embodiments of the present invention.
- Digital samples 616 are provided to an equalizer circuit 620 .
- Equalizer circuit 620 applies an equalization algorithm to digital samples 616 to yield an equalized output 625 .
- equalizer circuit 620 is a digital finite impulse response filter (DFIR) circuit as are known in the art.
- DFIR digital finite impulse response filter
- equalized output 625 may be received directly from a storage device in, for example, a solid state storage system.
- analog front end circuit 610 , analog to digital converter circuit 614 and equalizer circuit 620 may be eliminated where the data is received as a digital data input.
- Equalized output 625 represents multiple sectors of data that were interleaved such that portions of each of the individual sector is intermixed with portions of other individual sectors.
- equalized output 625 is provided to a spread sector control and buffer circuit 628 that rearranges the received data such that the portions of individual sectors are aligned such that each of the individual sectors of data are arranged contiguously to yield de-interleaved multiple sector data block 629 .
- Portions of de-interleaved multiple sector data block 629 is provided on a sector by sector basis to an input buffer 653 as space becomes available in input buffer 653 .
- Input buffer 653 includes sufficient memory to maintain one or more codewords until processing of that codeword is completed through a data detector circuit 630 and a hybrid layer data decoding circuit 670 including, where warranted, multiple global iterations (passes through both data detector circuit 630 and hybrid layer data decoding circuit 670 ) and/or local iterations (passes through hybrid layer data decoding circuit 670 during a given global iteration).
- An output 657 is provided to data detector circuit 630 .
- Data detector circuit 630 may be a single data detector circuit or may be two or more data detector circuits operating in parallel on different hybrid layer codewords. Whether it is a single data detector circuit or a number of data detector circuits operating in parallel, data detector circuit 630 is operable to apply a data detection algorithm to a received codeword or data set. In some embodiments of the present invention, data detector circuit 630 is a Viterbi algorithm data detector circuit as are known in the art. In other embodiments of the present invention, data detector circuit 630 is a maximum a posteriori data detector circuit as are known in the art.
- Viterbi data detection algorithm or “Viterbi algorithm data detector circuit” are used in their broadest sense to mean any Viterbi detection algorithm or Viterbi algorithm detector circuit or variations thereof including, but not limited to, bi-direction Viterbi detection algorithm or bi-direction Viterbi algorithm detector circuit.
- maximum a posteriori data detection algorithm or “maximum a posteriori data detector circuit” are used in their broadest sense to mean any maximum a posteriori detection algorithm or detector circuit or variations thereof including, but not limited to, simplified maximum a posteriori data detection algorithm and a max-log maximum a posteriori data detection algorithm, or corresponding detector circuits.
- one data detector circuit included in data detector circuit 630 is used to apply the data detection algorithm to the received codeword for a first global iteration applied to the received codeword, and another data detector circuit included in data detector circuit 630 is operable apply the data detection algorithm to the received codeword guided by a decoded output accessed from a central memory circuit 650 on subsequent global iterations.
- data detector circuit 630 Upon completion of application of the data detection algorithm to the received hybrid layer codeword on the first global iteration, data detector circuit 630 provides a detector output 633 . Each instance of detector output 633 corresponds to a respective one of the hybrid layer received as analog input 605 .
- Detector output 633 includes soft data.
- soft data is used in its broadest sense to mean reliability data with each instance of the reliability data indicating a likelihood that a corresponding bit position or group of bit positions has been correctly detected.
- the soft data or reliability data is log likelihood ratio data as is known in the art. In cases where a higher value of soft data indicates a greater likelihood that a corresponding bit or symbol of the hybrid layer codeword has been correctly determined, setting the soft data to a maximum value makes it very unlikely that the corresponding bit will be modified during subsequent decoding or detection processes. As such, the bit or symbol is effectively frozen.
- Detected output 633 is provided to a local interleaver circuit 642 .
- Local interleaver circuit 642 is operable to shuffle sub-portions (i.e., local chunks) of the data set included as detected output and provides an interleaved codeword 646 that is stored to central memory circuit 650 .
- Interleaver circuit 642 may be any circuit known in the art that is capable of shuffling data sets to yield a re-arranged data set.
- Interleaved codeword 646 is stored to central memory circuit 650 .
- hybrid layer data decoding circuit 670 Once hybrid layer data decoding circuit 670 is available, a previously stored interleaved codeword 646 is accessed from central memory circuit 650 as a stored codeword 686 and globally interleaved by a global interleaver/de-interleaver circuit 684 .
- Global interleaver/De-interleaver circuit 684 may be any circuit known in the art that is capable of globally rearranging codewords.
- Global interleaver/De-interleaver circuit 684 provides a decoder input 652 into hybrid layer data decoding circuit 670 . Decoder input 652 may be a hybrid layer codeword similar to that discussed above in relation to FIG. 2 d where a number of component codewords are combined with hybrid encoding portions.
- the data decode algorithm is a layered low density parity check algorithm as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize other decode algorithms that may be used in relation to different embodiments of the present invention.
- Hybrid layer data decoding circuit 670 applies to data decode algorithm to decoder input 652 to yield a decoded output 671 .
- hybrid layer data decoding circuit 670 selects a first component codeword and the hybrid encoding portion as a first decoding layer. Using the example of FIG. 2 c , hybrid layer data decoding circuit 670 selects, for example, the data in hybrid layer codeword corresponding to rows 272 and rows 276 is selected. As an example, rows 272 may include eight rows, and rows 276 may include two rows. Hybrid layer data decoding circuit 670 then applies the data decoding algorithm to the first decoding layer to yield a decoded output. This process of applying the data decode algorithm to the first decoding layer is repeated for a number of local iterations until either the component codeword associated with the first decoding layer converges, or until a maximum number of local iterations is exceeded.
- the soft data associated with the first decoding layer is set to values representing the highest likelihood that data associated with the first decoding layer is correctly determined.
- the values in the hybrid encoding portion are effectively frozen while another decoding layer formed of another individual component codeword and the hybrid encoding portion is decoded. This provides additional guidance to the decoding process applied to subsequent layers.
- the soft data is left as it existed after the last local iteration. At this point, decoding of the first decoding layer is complete.
- hybrid layer data decoding circuit 670 selects a second component codeword and the hybrid encoding portion as a second decoding layer. Using the example of FIG. 2 c , hybrid layer data decoding circuit 670 selects, for example, the data in hybrid layer codeword corresponding to rows 274 and rows 276 is selected. As an example, rows 274 may include eight rows, and rows 276 may include two rows. Hybrid layer data decoding circuit 670 then applies the data decoding algorithm to the second decoding layer to yield a decoded output.
- This process of applying the data decode algorithm to the second decoding layer is repeated for a number of local iterations until either the component codeword associated with the second decoding layer converges, or until a maximum number of local iterations is exceeded.
- the soft data associated with the second decoding layer is set to values representing the highest likelihood that data associated with the second decoding layer is correctly determined. Again, in this way, the values in the hybrid encoding portion are effectively frozen while another decoding layer formed of another individual component codeword and the hybrid encoding portion is decoded. This provides additional guidance to the decoding process applied to subsequent layers.
- decoded output 654 Prior to storage of decoded output 654 to central memory circuit 650 , decoded output 654 is globally de-interleaved to yield a globally de-interleaved output 688 that is stored to central memory circuit 650 .
- the global de-interleaving reverses the global interleaving earlier applied to stored codeword 686 to yield decoder input 652 .
- a data detector circuit included in data detector circuit 630 becomes available, a previously stored de-interleaved output 688 accessed from central memory circuit 650 and locally de-interleaved by a de-interleaver circuit 644 .
- De-interleaver circuit 644 re-arranges decoder output 648 to reverse the shuffling originally performed by interleaver circuit 642 .
- a resulting de-interleaved output 697 is provided to data detector circuit 630 where it is used to guide subsequent detection of a corresponding data set previously received as equalized output 625 .
- the resulting decoded output is provided as an output codeword 672 to a de-interleaver circuit 680 .
- De-interleaver circuit 680 rearranges the data to reverse both the global and local interleaving applied to the data to yield a de-interleaved output 682 .
- De-interleaved output 682 is provided to a hard decision output circuit 690 .
- Hard decision output circuit 690 is operable to re-order data sets that may complete out of order back into their original order. The originally ordered data sets are then provided as a hard decision output 692 .
- a flow diagram 700 shows a method in accordance with some embodiments of the present invention for applying hybrid layer decoding to data encoded by the encoding circuit of FIG. 5 .
- N sectors of data are received as spread sector interleaved data (block 705 ).
- the spread sector interleaved data includes portions of different individual sectors of data interleaved or shuffled to limit the effect of localized noise.
- Analog processing is applied to the received data to yield an equalized output corresponding to the N sectors of spread sector data (block 710 ).
- the equalized output is de-interleaved to combine the portions of each respective sector of data to yield N de-interleaved sectors (block 715 ).
- the de-interleaving reverses the spread sector interleaving originally applied to limit the effect of localized noise.
- One of the N de-interleaved sectors is selected (block 720 ).
- Data detection/data decoding is applied to the selected sector to yield a decoded output (block 725 ).
- This data detection/data decoding may be performed similar to that discussed above in relation to FIG. 6 . It is determined whether the decoding converged (i.e., yielded the correct result) (block 730 ). Where the data decoding failed to converge (block 730 ), a failure of the currently processing selected sector of data is indicated (block 745 ). Alternatively, where the data decoding did converge (block 730 ), the syndrome for the sector is calculated and stored in relation to the selected sector (block 735 ). This syndrome is calculated similar to the syndrome calculation of the encoding process discussed above in relation to FIG. 5 . In addition, the decoded output is provided as a converged output (block 740 ).
- Si represents the syndrome values calculated from the other N ⁇ 1 sectors that did not fail to converge. This expected syndrome is used to correct one or more errors in the failed sector. As such, hybrid layer decoding is applied using an implied value for the overall syndrome value.
- Such integrated circuits may include all of the functions of a given block, system or circuit, or a subset of the block, system or circuit. Further, elements of the blocks, systems or circuits may be implemented across multiple integrated circuits. Such integrated circuits may be any type of integrated circuit known in the art including, but are not limited to, a monolithic integrated circuit, a flip chip integrated circuit, a multichip module integrated circuit, and/or a mixed signal integrated circuit. It should also be noted that various functions of the blocks, systems or circuits discussed herein may be implemented in either software or firmware. In some such cases, the entire system, block or circuit may be implemented using its software or firmware equivalent. In other cases, the one part of a given system, block or circuit may be implemented in software or firmware, while other parts are implemented in hardware.
Abstract
Description
- The present application claims priority to (is a non-provisional of) U.S. Pat. App. No. 61/834,557, entitled “Systems and Methods for Hybrid Layer Data Decoding”, and filed Jun. 13, 2013 by Li et al. The entirety of the aforementioned provisional patent application is incorporated herein by reference for all purposes.
- The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for performing data encoding.
- Various data processing systems have been developed including storage systems, cellular telephone systems, and radio transmission systems. In such systems data is transferred from a sender to a receiver via some medium. For example, in a storage system, data is sent from a sender (i.e., a write function) to a receiver (i.e., a read function) via a storage medium. As information is stored and transmitted in the form of digital data, errors are introduced that, if not corrected, can corrupt the data and render the information unusable. In some cases, data decoding fails to properly decode.
- Hence, for at least the aforementioned reasons, there exists a need in the art for advanced systems and methods for data decoding.
- The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for performing data encoding.
- Some embodiments of the present invention provide data processing systems that include a data encoder circuit. The data encoder circuit is operable to: receive N data sets; apply a data encoding algorithm to each of N−1 of the N data sets to yield respective N−1 encoded outputs using a predefined encoding value; calculate a syndrome value for each of the N−1 encoded outputs to yield N−1 syndrome values; aggregate the N−1 syndrome values to yield an aggregate syndrome value; and apply the data encoding algorithm to the Nth of the N data sets to yield an Nth encoded output using the aggregate syndrome value in place of the predefined encoding value.
- This summary provides only a general outline of some embodiments of the invention. The phrases “in one embodiment,” “according to one embodiment,” in various embodiments“, in one or more embodiments”, “in particular embodiments” and the like generally mean the particular feature, structure, or characteristic following the phrase is included in at least one embodiment of the present invention, and may be included in more than one embodiment of the present invention. Importantly, such phases do not necessarily refer to the same embodiment. Many other embodiments of the invention will become more fully apparent from the following detailed description, the appended claims and the accompanying drawings.
- A further understanding of the various embodiments of the present invention may be realized by reference to the figures which are described in remaining portions of the specification. In the figures, like reference numerals are used throughout several figures to refer to similar components. In some instances, a sub-label consisting of a lower case letter is associated with a reference numeral to denote one of multiple similar components. When reference is made to a reference numeral without specification to an existing sub-label, it is intended to refer to all such multiple similar components.
-
FIG. 1 shows a data processing circuit including hybrid layer encoding and decoding circuitry in accordance with one or more embodiments of the present invention; -
FIG. 2 a depicts a data processing system including hybrid layer encoding and decoding circuitry in accordance with various embodiments of the present invention; -
FIG. 2 b depicts the encoding circuit ofFIG. 2 a; -
FIG. 2 c graphically depicts an example hybrid layer encoding matrix comprising two component codewords that may be used in relation to one or more embodiments of the present invention; -
FIG. 2 d graphically depicts a hybrid layer codeword resulting from application of the hybrid layer encoding matrix ofFIG. 2 c; -
FIG. 3 shows a data processing circuit including a hybrid layer data decoding circuit in accordance with one or more embodiments of the present invention; -
FIG. 4 is a flow diagram showing a method in accordance with some embodiments of the present invention for applying hybrid layer data decoding; -
FIGS. 5 a-5 b shows an encoding circuit that may be used in relation to the various embodiments of the present invention; and -
FIG. 6 shows another data processing circuit including a hybrid layer data decoding circuit in accordance with other embodiments of the present invention; and -
FIG. 7 is a flow diagram showing a method in accordance with some embodiments of the present invention for applying hybrid layer decoding to data encoded by the encoding circuit ofFIG. 5 . - The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for performing data encoding.
- Some embodiments of the present invention provide data processing systems that include a data encoder circuit. The data encoder circuit is operable to: receive N data sets; apply a data encoding algorithm to each of N−1 of the N data sets to yield respective N−1 encoded outputs using a predefined encoding value; calculate a syndrome value for each of the N−1 encoded outputs to yield N−1 syndrome values; aggregate the N−1 syndrome values to yield an aggregate syndrome value; and apply the data encoding algorithm to the Nth of the N data sets to yield an Nth encoded output using the aggregate syndrome value in place of the predefined encoding value. In particular cases, the data encoding algorithm is a low density parity check encoding algorithms.
- In some instances of the aforementioned embodiments, the aggregate syndrome value plus a syndrome value corresponding to the Nth encoded output is equal to the predefined encoding value. In some cases, the predefined encoding value is ‘0’. In various cases, the encoding algorithm includes XORing an interim value of the Nth encoded output with the aggregate syndrome value as part of generating the Nth encoded output; and encoding algorithm includes XORing an interim value of a processing data set with the predefined encoding value during encoding of each of the N−1 of the N data sets.
- In various instances of the aforementioned embodiments, the encoder circuit includes a selector circuit and an XOR circuit. The selector circuit is operable to provide the predefined encoding value during encoding of each of N−1 of the N data sets; and to provide the aggregate syndrome value during application of the data encoding algorithm to the Nth of the N data sets. The XOR circuit is operable to receive an interim value corresponding to one of the N data sets, and to XOR the interim value with the selection output. In some instances of the aforementioned embodiments, the difference between applying the data encoding algorithm to the N−1 of the N data sets and applying the data encoding algorithm to the Nth of the N data sets is a difference between the source of the selection output. In some cases, the selection output is the aggregate syndrome value during application of the second data encoding algorithm to the Nth of the N data sets, and wherein the selection input is a predefined value during application of the first data encoding algorithm to the N−1 of the N data sets. In particular instances of the aforementioned embodiments, the difference between applying the data encoding algorithm to the N−1 of the N data sets and applying the data encoding algorithm to the Nth of the N data sets is limited to use of the predefined encoding value during encoding of the N−1 of the N data sets and to use of the aggregate syndrome value during encoding of the Nth of the N data sets.
- In some instances of the aforementioned embodiments, the data encoder circuit includes a concatenation circuit operable to combine the N−1 encoded outputs and the N-th encoded output to yield a transfer codeword. In some cases, the predefined encoding value is not included with the transfer codeword. In various cases, the data processing system is part of a data storage device including a storage medium, and the storage information derived from the transfer codeword is stored to the storage medium. In other cases, the data processing system is part of a communication device operable to transfer information derived from the transfer codeword via a transfer medium.
- Other embodiments of the present invention provide methods for data processing that include: receiving N data sets; applying a data encoding algorithm to each of N−1 of the N data sets to yield respective N−1 encoded outputs using a predefined encoding value; calculating a syndrome value for each of the N−1 encoded outputs to yield N−1 syndrome values; aggregating the N−1 syndrome values to yield an aggregate syndrome value; and applying the data encoding algorithm to the Nth of the N data sets to yield an Nth encoded output using the aggregate syndrome value in place of the predefined encoding value. In some instances of the aforementioned embodiments, the aggregate syndrome value plus the Nth syndrome value is equal to the predefined encoding value. In particular cases, the predefined encoding value is ‘0’. In various instances of the aforementioned embodiments, the predefined encoding value is XORed with a first interim encoding value during application of the data encoding algorithm to the N−1 of the N data sets, and the aggregate syndrome value is XORed with a second interim encoding value during application of the data encoding algorithm to the Nth of the N data sets.
- Some embodiments of the present invention provide data processing systems that include both a data detector circuit and a data decoding circuit. Processing a data set through both the data detector circuit and the data decoder circuit is referred to herein as a global iteration. In some cases, multiple passes through the data decoder circuit may be made during a single global iteration. Such passes through the data decoder circuit are referred to herein as a local iteration. When all of the errors in a data set have been corrected through application for the data detection algorithm applied by the data detector circuit and the data decoding algorithm applied by the data decoder circuit, the processing is said to have converged.
- Various embodiments of the present invention provide data processing systems that include a data decoder circuit. The data decoder circuit is operable to: select a combination of a first portion of a received codeword and a second portion of the received codeword as a first codeword layer; apply a data decode algorithm to the first codeword layer to yield a first decoded output; where the first decoded output converged, set soft data in the first decoded output to a value indicating a high probability of being correctly decoded; select a combination of a third portion of a received codeword and the second portion of the received codeword as a second codeword layer; and apply the data decode algorithm to the second codeword layer guided by the first decoded output to yield a second decoded output. In some cases, the data decode algorithm is a low density parity check algorithm. In some cases, the data processing system is implemented as part of an integrated circuit.
- In various instances of the aforementioned embodiments, the data processing system further includes a data detector circuit operable to apply a data detection algorithm to a data input to yield a detected output where the received codeword is derived from the detected output. The data detection algorithm may be, but is not limited to, a maximum a posteriori data detection algorithm, or a Viterbi data detection algorithm. In some cases, the data processing system is part of a data storage device including a storage medium, and the data input is derived from the storage medium. In other cases the data processing system is part of a communication device operable to receive information from a data transfer medium, and the data input is derived from the information.
- In various instances of the aforementioned embodiments, the data decoder circuit is further operable to set soft data in the second decoded output to a value indicating a high probability of being correctly decoded when the second decoded output converged. In some such instances, the data decoder circuit is further operable to provide a data output including a combination of the first decoded output and the second decoded output when both the first decoded output and the second decoded output converged.
- In particular instances of the aforementioned embodiments, the data processing system further includes a data encoder circuit operable to encode a user data set to yield the received codeword. The first portion of the received codeword corresponds to a first component codeword and the third portion of the received codeword corresponds to a second component codeword.
- Turning to
FIG. 1 , astorage system 100 including aread channel circuit 110 that includes hybrid layer encoding and decoding circuitry in accordance with one or more embodiments of the present invention.Storage system 100 may be, for example, a hard disk drive.Storage system 100 also includes apreamplifier 170, aninterface controller 120, ahard disk controller 166, amotor controller 168, aspindle motor 172, adisk platter 178, and a read/write head assembly 176.Interface controller 120 controls addressing and timing of data to/fromdisk platter 178. The data ondisk platter 178 consists of groups of magnetic signals that may be detected by read/write head assembly 176 when the assembly is properly positioned overdisk platter 178. In one embodiment,disk platter 178 includes magnetic signals recorded in accordance with a perpendicular recording scheme. For example, the magnetic signals may be recorded as either longitudinal or perpendicular recorded signals. - In a typical read operation, read/
write head assembly 176 is accurately positioned bymotor controller 168 over a desired data track ondisk platter 178. The appropriate data track is defined by an address received viainterface controller 120.Motor controller 168 both positions read/write head assembly 176 in relation todisk platter 178 and drivesspindle motor 172 by moving read/write head assembly to the proper data track ondisk platter 178 under the direction ofhard disk controller 166.Spindle motor 172 spinsdisk platter 178 at a determined spin rate (RPMs). Once read/write head assembly 176 is positioned adjacent the proper data track, magnetic signals representing data ondisk platter 178 are sensed by read/write head assembly 176 asdisk platter 178 is rotated byspindle motor 172. The sensed magnetic signals are provided as a continuous, minute analog signal representative of the magnetic data ondisk platter 178. This minute analog signal is transferred from read/write head assembly 176 to readchannel circuit 110 viapreamplifier 170.Preamplifier 170 is operable to amplify the minute analog signals accessed fromdisk platter 178. In turn, readchannel circuit 110 decodes and digitizes the received analog signal to recreate the information originally written todisk platter 178. The read data is provided as readdata 103. A write operation is substantially the opposite of the preceding read operation withwrite data 101 being provided to readchannel circuit 110. This data is then encoded and written todisk platter 178. - Writing data to
disk platter 178 includes applying hybrid layer encoding to generate a hybrid layer codeword that is transferred todisk platter 178 via read/write head assembly. Such hybrid layer encoding may be done, for example, similar to that discussed below in relation toFIGS. 2 a-2 d, and may be done using an encoding circuit similar to that discussed inFIG. 5 below. The hybrid layer encoding applies encoding that is used in relation to individual component codewords, and additional encoding that enhances the performance of encoded component codewords. This additional encoding is referred to generally herein as a hybrid encoding portion and is included with the component codewords to make up the hybrid layer codeword. - Reading data from disk platter may include applying both data detection and data decoding algorithms to the hybrid layer codeword to obtain the original user data. During the data decoding algorithm, hybrid layers including an individual component codeword and the hybrid portion are decoded over a number of local iterations. Where the individual component codeword converges, the soft data corresponding to the individual component codeword and the hybrid portion is set to a maximum value. In this way, the values in the hybrid portion are effectively frozen while the other hybrid layer formed of another individual component codeword and the hybrid portion is decoded. In this way, the added hybrid portion not only provides additional encoding that may be used to aid the data processing of a given component codeword, convergence of any of the component codewords will yield a known hybrid portion that further enhances the ability to correctly decode other component codewords within the hybrid layer codeword. Such decoding may be done using a circuit similar to that discussed below in relation to
FIG. 3 orFIG. 6 , and/or a process similar to that discussed below in relation toFIG. 4 orFIG. 7 . discussed below in relation toFIG. 3 orFIG. 6 , and/or a process similar to that discussed below in relation toFIG. 4 orFIG. 7 . - It should be noted that
storage system 100 may be integrated into a larger storage system such as, for example, a RAID (redundant array of inexpensive disks or redundant array of independent disks) based storage system. Such a RAID storage system increases stability and reliability through redundancy, combining multiple disks as a logical unit. Data may be spread across a number of disks included in the RAID storage system according to a variety of algorithms and accessed by an operating system as if it were a single disk. For example, data may be mirrored to multiple disks in the RAID storage system, or may be sliced and distributed across multiple disks in a number of techniques. If a small number of disks in the RAID storage system fail or become unavailable, error correction techniques may be used to recreate the missing data based on the remaining portions of the data from the other disks in the RAID storage system. The disks in the RAID storage system may be, but are not limited to, individual storage systems such asstorage system 100, and may be located in close proximity to each other or distributed more widely for increased security. In a write operation, write data is provided to a controller, which stores the write data across the disks, for example by mirroring or by striping the write data. In a read operation, the controller retrieves the data from the disks. The controller then yields the resulting read data as if the RAID storage system were a single disk. - A data decoder circuit used in relation to read
channel circuit 110 may be, but is not limited to, a low density parity check (LDPC) decoder circuit as are known in the art. Such low density parity check technology is applicable to transmission of information over virtually any channel or storage of information on virtually any media. Transmission applications include, but are not limited to, optical fiber, radio frequency channels, wired or wireless local area networks, digital subscriber line technologies, wireless cellular, Ethernet over any medium such as copper or optical fiber, cable channels such as cable television, and Earth-satellite communications. Storage applications include, but are not limited to, hard disk drives, compact disks, digital video disks, magnetic tapes and memory devices such as DRAM, NAND flash, NOR flash, other non-volatile memories and solid state drives. - In addition, it should be noted that
storage system 100 may be modified to include solid state memory that is used to store data in addition to the storage offered bydisk platter 178. This solid state memory may be used in parallel todisk platter 178 to provide additional storage. In such a case, the solid state memory receives and provides information directly to readchannel circuit 110. Alternatively, the solid state memory may be used as a cache where it offers faster access time than that offered by disk platted 178. In such a case, the solid state memory may be disposed betweeninterface controller 120 and readchannel circuit 110 where it operates as a pass through todisk platter 178 when requested data is not available in the solid state memory or when the solid state memory does not have sufficient storage to hold a newly written data set. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of storage systems including bothdisk platter 178 and a solid state memory. - Turning to
FIG. 2 a, adata processing system 200 is shown that includes hybrid layer encoding and decoding circuitry in accordance with various embodiments of the present invention.Data processing system 200 includes a hybridlayer encoding circuit 220 that generates a hybrid layer codeword. The encoding is applied to anoriginal data input 205 that includes multiple segments of data that are encoded together such that the resulting hybrid layer codeword includes two or more component codewords and a corresponding hybrid encoding portion that is the same across multiple component codewords.Original data input 205 may be any set of input data. For example, wheredata processing system 200 is a hard disk drive,original input 205 may be a data set that is destined for storage on a storage medium. In such cases, a medium 240 ofdata processing system 200 is a storage medium. As another example, wheredata processing system 200 is a communication system,original input 205 may be a data set that is destined to be transferred to a receiver via a transfer medium. Such transfer mediums may be, but are not limited to, wired or wireless transfer mediums. In such cases, a medium 240 ofdata processing system 200 is a transfer medium. - Turning to
FIG. 2 b, agraphical depiction 290 of hybridlayer encoding circuit 220 is shown. As shown,original data input 205 is provided to anencoder circuit 212 where it is multiplied by a hybridlayer encoding matrix 232 to yield ahybrid layer codeword 234.FIG. 2 c graphically depicts an example hybridlayer encoding matrix 232 comprising two component codewords that may be used in relation to one or more embodiments of the present invention. As shown hybridlayer encoding matrix 232 includes H-matrices 295 that when multiplied by a portion oforiginal data input 205 yield a respective component codeword (i.e., a component codeword corresponding to H-matrix 295 a and 0-fill matrix 297 a ofrows 272, and a component codeword corresponding to H-matrix 295 b and 0-fill matrix 297 b of rows 274), and hybrid matrices 296 that when multiplied by the portions oforiginal data 205 yield respective hybrid portions (i.e., a hybrid portion corresponding to hybrid-matrix 296 a and a hybrid portion corresponding tohybrid matrix 296 b, with the combination of the hybrid portions fromrows 276 yielding a hybrid encoding portion). As the name suggests, the 0-file matrices are matrices of all zeros. It should be noted that whileFIG. 2 c shows a hybrid layer encoding matrix for generating a hybrid layer codeword having two component codewords, other embodiments of the present invention may utilize an encoding matrix capable of generating a hybrid layer codeword having three or more component codewords. In one particular embodiment of the present invention, the portions oforiginal data input 205 corresponding to each component codeword is 2K bits. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize other portion sizes that may be used in relation to different embodiments of the present invention. -
FIG. 2 d graphically depicts ahybrid layer codeword 280 resulting from application of hybridlayer encoding matrix 232 tooriginal data input 205. As shown,hybrid layer codeword 280 includes: a first component codeword (i.e., component codeword A) corresponding to row 272 ofhybrid encoding matrix 232, a second component codeword (i.e., component codeword B) corresponding to row 274 ofhybrid encoding matrix 232, and a hybrid encoding portion corresponding to row 276 ofhybrid encoding matrix 232. - Returning to
FIG. 2 a,encoding circuit 220 provides the resulting hybrid layer codeword to atransmission circuit 230.Transmission circuit 230 may be any circuit known in the art that is capable of transferring the received codeword 225 viamedium 240. Thus, for example, wheredata processing circuit 200 is part of a hard disk drive,transmission circuit 230 may include a read/write head assembly that converts an electrical signal into a series of magnetic signals appropriate for writing to a storage medium. Alternatively, wheredata processing circuit 200 is part of a wireless communication system,transmission circuit 230 may include a wireless transmitter that converts an electrical signal into a radio frequency signal appropriate for transmission via a wireless transmission medium.Transmission circuit 230 provides a transmission output tomedium 240.Medium 240 provides a transmitted input that is the transmission output augmented with one or more errors introduced by the transference acrossmedium 240. -
Data processing circuit 200 includes apre-processing circuit 250 that applies one or more analog functions to the transmitted input. Such analog functions may include, but are not limited to, amplification and filtering. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of pre-processing circuitry that may be used in relation to different embodiments of the present invention.Pre-processing circuit 250 provides a pre-processed output to a hybrid layer baseddecoding circuit 260. Hybrid layer baseddecoding circuit 260 applies a decoding algorithm to hybrid layers of the received hybrid layer codeword sequentially. When a component codeword of a given hybrid layer converges, the soft data associated with that the hybrid layer is set to a maximum value. In this way, the values in the hybrid encoding portion of hybrid layer codeword are effectively frozen (in addition to the values of the converged component codeword) while another hybrid layer formed of another individual component codeword and the hybrid portion is decoded. As such, the added hybrid portion not only provides additional encoding that may be used to aid the data processing of a given component codeword, convergence of any of the component codewords will yield a known hybrid portion that further enhances the ability to correctly decode other component codewords within the hybrid layer codeword. The result of the decoding process is provided as a data output 265. - Turning to
FIG. 3 , adata processing circuit 300 is shown that includes a hybrid layerdata decoding circuit 370 in accordance with one or more embodiments of the present invention.Data processing circuit 300 includes an analogfront end circuit 310 that receives ananalog signal 305. Analogfront end circuit 310processes analog signal 305 and provides a processedanalog signal 312 to an analog todigital converter circuit 314. Analogfront end circuit 310 may include, but is not limited to, an analog filter and an amplifier circuit as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of circuitry that may be included as part of analogfront end circuit 310.Analog signal 305 represents hybrid layer codewords that may be similar to that discussed above in relation toFIG. 2 d where a number of component codewords are combined with hybrid encoding portions. In some cases, wheredata processing circuit 300 is implemented as part of a storage device,analog signal 305 is derived from a read/write head assembly (not shown) that is disposed in relation to a storage medium (not shown). In other cases,analog signal 305 is derived from a receiver circuit (not shown) that is operable to receive a signal from a transmission medium (not shown). The transmission medium may be wired or wireless. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of source from whichanalog input 305 may be derived. - Analog to
digital converter circuit 314 converts processedanalog signal 312 into a corresponding series ofdigital samples 316. Analog todigital converter circuit 314 may be any circuit known in the art that is capable of producing digital samples corresponding to an analog input signal. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of analog to digital converter circuits that may be used in relation to different embodiments of the present invention.Digital samples 316 are provided to anequalizer circuit 320.Equalizer circuit 320 applies an equalization algorithm todigital samples 316 to yield an equalizedoutput 325. In some embodiments of the present invention,equalizer circuit 320 is a digital finite impulse response filter (DFIR) circuit as are known in the art. It may be possible that equalizedoutput 325 may be received directly from a storage device in, for example, a solid state storage system. In such cases, analogfront end circuit 310, analog todigital converter circuit 314 andequalizer circuit 320 may be eliminated where the data is received as a digital data input. Equalizedoutput 325 is stored to aninput buffer 353 that includes sufficient memory to maintain one or more codewords until processing of that codeword is completed through adata detector circuit 330 and a hybrid layerdata decoding circuit 370 including, where warranted, multiple global iterations (passes through bothdata detector circuit 330 and hybrid layer data decoding circuit 370) and/or local iterations (passes through hybrid layerdata decoding circuit 370 during a given global iteration). Anoutput 357 is provided todata detector circuit 330. -
Data detector circuit 330 may be a single data detector circuit or may be two or more data detector circuits operating in parallel on different hybrid layer codewords. Whether it is a single data detector circuit or a number of data detector circuits operating in parallel,data detector circuit 330 is operable to apply a data detection algorithm to a received codeword or data set. In some embodiments of the present invention,data detector circuit 330 is a Viterbi algorithm data detector circuit as are known in the art. In other embodiments of the present invention,data detector circuit 330 is a maximum a posteriori data detector circuit as are known in the art. Of note, the general phrases “Viterbi data detection algorithm” or “Viterbi algorithm data detector circuit” are used in their broadest sense to mean any Viterbi detection algorithm or Viterbi algorithm detector circuit or variations thereof including, but not limited to, bi-direction Viterbi detection algorithm or bi-direction Viterbi algorithm detector circuit. Also, the general phrases “maximum a posteriori data detection algorithm” or “maximum a posteriori data detector circuit” are used in their broadest sense to mean any maximum a posteriori detection algorithm or detector circuit or variations thereof including, but not limited to, simplified maximum a posteriori data detection algorithm and a max-log maximum a posteriori data detection algorithm, or corresponding detector circuits. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of data detector circuits that may be used in relation to different embodiments of the present invention. In some cases, one data detector circuit included indata detector circuit 330 is used to apply the data detection algorithm to the received codeword for a first global iteration applied to the received codeword, and another data detector circuit included indata detector circuit 330 is operable apply the data detection algorithm to the received codeword guided by a decoded output accessed from acentral memory circuit 350 on subsequent global iterations. - Upon completion of application of the data detection algorithm to the received hybrid layer codeword on the first global iteration,
data detector circuit 330 provides adetector output 333. Each instance ofdetector output 333 corresponds to a respective one of the hybrid layer received asanalog input 305. -
Detector output 333 includes soft data. As used herein, the phrase “soft data” is used in its broadest sense to mean reliability data with each instance of the reliability data indicating a likelihood that a corresponding bit position or group of bit positions has been correctly detected. In some embodiments of the present invention, the soft data or reliability data is log likelihood ratio data as is known in the art. In cases where a higher value of soft data indicates a greater likelihood that a corresponding bit or symbol of the hybrid layer codeword has been correctly determined, setting the soft data to a maximum value makes it very unlikely that the corresponding bit will be modified during subsequent decoding or detection processes. As such, the bit or symbol is effectively frozen. Similarly, in cases where a lower value of soft data indicates a greater likelihood that a corresponding bit or symbol of the hybrid layer codeword has been correctly determined, setting the soft data to a minimum value makes it very unlikely that the corresponding bit will be modified during subsequent decoding or detection processes. Detectedoutput 333 is provided to alocal interleaver circuit 342.Local interleaver circuit 342 is operable to shuffle sub-portions (i.e., local chunks) of the data set included as detected output and provides an interleavedcodeword 346 that is stored tocentral memory circuit 350.Interleaver circuit 342 may be any circuit known in the art that is capable of shuffling data sets to yield a re-arranged data set. Interleavedcodeword 346 is stored tocentral memory circuit 350. - Once hybrid layer
data decoding circuit 370 is available, a previously stored interleavedcodeword 346 is accessed fromcentral memory circuit 350 as a storedcodeword 386 and globally interleaved by a global interleaver/de-interleaver circuit 384. Global interleaver/De-interleaver circuit 384 may be any circuit known in the art that is capable of globally rearranging codewords. Global interleaver/De-interleaver circuit 384 provides adecoder input 352 into hybrid layerdata decoding circuit 370.Decoder input 352 may be a hybrid layer codeword similar to that discussed above in relation toFIG. 2 d where a number of component codewords are combined with hybrid encoding portions. In some embodiments of the present invention, the data decode algorithm is a layered low density parity check algorithm as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize other decode algorithms that may be used in relation to different embodiments of the present invention. Hybrid layerdata decoding circuit 370 applies to data decode algorithm todecoder input 352 to yield a decodedoutput 371. - In operation, hybrid layer
data decoding circuit 370 selects a first component codeword and the hybrid encoding portion as a first decoding layer. Using the example ofFIG. 2 c, hybrid layerdata decoding circuit 370 selects, for example, the data in hybrid layer codeword corresponding torows 272 androws 276 is selected. As an example,rows 272 may include eight rows, androws 276 may include two rows. Hybrid layerdata decoding circuit 370 then applies the data decoding algorithm to the first decoding layer to yield a decoded output. This process of applying the data decode algorithm to the first decoding layer is repeated for a number of local iterations until either the component codeword associated with the first decoding layer converges, or until a maximum number of local iterations is exceeded. Where the first decoding layer converges, the soft data associated with the first decoding layer is set to values representing the highest likelihood that data associated with the first decoding layer is correctly determined. In this way, the values in the hybrid encoding portion are effectively frozen while another decoding layer formed of another individual component codeword and the hybrid encoding portion is decoded. This provides additional guidance to the decoding process applied to subsequent layers. Alternatively, where the first decoding layer fails to converge before the maximum number of local iterations has been exceeded, the soft data is left as it existed after the last local iteration. At this point, decoding of the first decoding layer is complete. - With the decoding of the first decoding layer completed, hybrid layer
data decoding circuit 370 selects a second component codeword and the hybrid encoding portion as a second decoding layer. Using the example ofFIG. 2 c, hybrid layerdata decoding circuit 370 selects, for example, the data in hybrid layer codeword corresponding torows 274 androws 276 is selected. As an example,rows 274 may include eight rows, androws 276 may include two rows. Hybrid layerdata decoding circuit 370 then applies the data decoding algorithm to the second decoding layer to yield a decoded output. This process of applying the data decode algorithm to the second decoding layer is repeated for a number of local iterations until either the component codeword associated with the second decoding layer converges, or until a maximum number of local iterations is exceeded. Where the second decoding layer converges, the soft data associated with the second decoding layer is set to values representing the highest likelihood that data associated with the second decoding layer is correctly determined. Again, in this way, the values in the hybrid encoding portion are effectively frozen while another decoding layer formed of another individual component codeword and the hybrid encoding portion is decoded. This provides additional guidance to the decoding process applied to subsequent layers. - This process of applying the data decode algorithm sequentially to decoding layers continues until all of hybrid codewords corresponding to individual component codewords are decoded. Thus, while the example in
FIG. 2 c implies a hybrid layer codeword comprised of two component codewords,data processing circuit 300 may operate on hybrid layer codewords exhibiting three or more component codewords. Where less than all of the individual component codewords converge, decoding of the hybrid layer codeword fails to converge. In such a case, the resulting decoded output is provided as a decodedoutput 354 back tocentral memory circuit 350 where it is stored awaiting another global iteration through a data detector circuit included indata detector circuit 330. Prior to storage of decodedoutput 354 tocentral memory circuit 350, decodedoutput 354 is globally de-interleaved to yield a globallyde-interleaved output 388 that is stored tocentral memory circuit 350. The global de-interleaving reverses the global interleaving earlier applied to storedcodeword 386 to yielddecoder input 352. When a data detector circuit included indata detector circuit 330 becomes available, a previously storedde-interleaved output 388 accessed fromcentral memory circuit 350 and locally de-interleaved by ade-interleaver circuit 344.De-interleaver circuit 344re-arranges decoder output 348 to reverse the shuffling originally performed byinterleaver circuit 342. A resultingde-interleaved output 397 is provided todata detector circuit 330 where it is used to guide subsequent detection of a corresponding data set previously received as equalizedoutput 325. - Alternatively, where all of the individual component codewords converge, decoding of the hybrid layer codeword to converges (i.e., yields the originally written data set), the resulting decoded output is provided as an
output codeword 372 to ade-interleaver circuit 380.De-interleaver circuit 380 rearranges the data to reverse both the global and local interleaving applied to the data to yield ade-interleaved output 382.De-interleaved output 382 is provided to a harddecision output circuit 390. Harddecision output circuit 390 is operable to re-order data sets that may complete out of order back into their original order. The originally ordered data sets are then provided as ahard decision output 392. - Turning to
FIG. 4 , a flow diagram 400 showing a method in accordance with some embodiments of the present invention for applying hybrid layer data decoding. Following flow diagram 400, a data set is received from the central memory (block 405). The data set is a hybrid layer codeword comprising two or more component codewords. As an example, such a hybrid layer codeword may be similar to that discussed above in relation toFIG. 2 d. It should be noted that the process of flow diagram 400 is discussed in relation to a hybrid layer codeword that has two component codewords, but it should be noted that the process may be expanded to handle hybrid layer codewords comprising three or more component codewords. - A combination of a first component codeword and a hybrid encoding portion of the hybrid layer codeword is selected as a first decoding layer (block 410). A data decoding algorithm is applied to the first decoding layer to yield a decoding output (block 415). Where it is the second or later local iteration, a prior decoding output is used to guide application of the data decoding algorithm. It is determined whether application of the decoding algorithm resulted in convergence of the first decoding layer (bock 420). Where the first decoding layer converged (block 420), the soft data corresponding to the first decoding layer is set equal to a maximum value (i.e., a value indicating the highest likelihood that the data was properly decoded) (block 425). This effectively freezes the first decoding layer.
- Alternatively, where the first decoding layer failed to converge (block 420), it is determined whether another local iteration through the data decoder circuit is allowed (block 430). As an example, in some cases each decoding layer is allowed ten (10) local iterations through the data decoder circuit. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize other numbers of local iterations that may be allowed in accordance with different embodiments of the present invention. Where more local iterations are allowed (block 430), the processes of blocks 415-430 are reapplied to the first decoding layer guided by the previous decoding output.
- Where either the first decoding layer converged (block 420) or the maximum number of local iterations have been surpassed (block 430), a combination of a second component codeword and the hybrid encoding portion of the hybrid layer codeword is selected as a second decoding layer (block 435). The data decoding algorithm is applied to the second decoding layer to yield a decoding output (block 440). The decoding output resulting from applying the data decoding algorithm to the first decoding layer is used to guide the first local iteration of the second decoding layer. This includes defacto frozen values for the hybrid encoding portion where the first decoding layer converged. Such frozen values improve the accuracy of the decoding algorithm applied to the second decoding layer. Where it is the second or later local iteration of the second decoding layer, a prior decoding output corresponding to the second decoding layer is used to guide application of the data decoding algorithm. It is determined whether application of the decoding algorithm resulted in convergence of the second decoding layer (bock 445). Where the second decoding layer converged (block 445), it is determined whether the first decoding layer converged (block 460). Where the first decoding layer converged (block 460), all of the decoding layers in the hybrid layer codeword have converged, and thus the converged output is provided to a requestor (block 465).
- Alternatively, where the first decoding layer failed to converge (block 460), less than all of the decoding layers of the hybrid layer codeword have converged, and thus additional processing may be desired. In such a case, the soft data corresponding to the second decoding layer is set equal to a maximum value (i.e., a value indicating the highest likelihood that the data was properly decoded) (block 470). This effectively freezes the second decoding layer. At this point, the resulting decoded output is sent back to the central memory to await a subsequent global iteration (block 475).
- Where the second decoding layer failed to converge (block 445), it is determined whether another local iteration through the data decoder circuit is allowed (block 450). As an example, in some cases each decoding layer is allowed ten (10) local iterations through the data decoder circuit. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize other numbers of local iterations that may be allowed in accordance with different embodiments of the present invention. Where more local iterations are allowed (block 450), the processes of blocks 440-470 are reapplied to the second decoding layer guided by the previous decoding output. Where another local iteration is not allowed (block 450), the resulting decoded output is sent back to the central memory to await a subsequent global iteration (block 475).
- Turning to
FIG. 5 a, anencoding circuit 500 is shown in accordance with various embodiments of the present invention. In some cases, encodingcircuit 500 may be used in place ofencoding circuit 220 ofFIG. 2 .Encoding circuit 500 utilizes anencoding matrix 599 as shown inFIG. 5 b.Encoding circuit 500 includes a sparsematrix multiplication circuit 505 that multiplies a user data input 502 (u) by a portion of an encoding matrix, Hu1 matrix 507 (Hu1), to yield aproduct 509 in accordance with the following equation: -
Product 509=u×Hu 1 - In addition, encoding
circuit 500 includes a sparsematrix multiplication circuit 540 that multiplies a user data input 502 (u) by a portion of an encoding matrix, Hu2 matrix 542 (Hu2), to yield aproduct 544 in accordance with the following equation: -
Product 544=u×Hu 2. - Another sparse
matrix multiplication circuit 510 multipliesproduct 509 by an inverse portion of the encoding matrix, Hp21 matrix 512 (Hp21), to yield aproduct 514 in accordance with the following equation: -
Product 514=[u×Hu 1 ]×Hp 21. -
Product 544 is XORed withproduct 514 by a vector basedXOR circuit 515 to yield aproduct 517 in accordance with the following equation: -
Product 517=([u×Hu 1 ]×Hp 21){circle around (×)}(u×Hu 2). -
Product 517 is then XORed by a selectedinput 579 by a vector basedXOR circuit 520 to yield a product 5524 in accordance with the following equation: -
Product 524=[([u×Hu 1 ]×Hp 21){circle around (×)}(u×Hu 2)]{circle around (×)}SelectedInput 579. -
Selected input 579 is selected to be a ‘0’ for the first N−1 sectors included in a codeword set using corresponding syndrome based hybrid layers similar to those shown inFIG. 5 b, and is selected as an accumulatedsyndrome value 574 for the Nth sector included in the codeword set. Selection is done by aselector circuit 575 under control of anencoding controller circuit 580. In particular, encodingcontroller circuit 580 asserts acontrol signal 582 to select the ‘0’ value during encoding of the first N−1 sectors, and assertscontrol signal 582 to select accumulatedsyndrome value 574 during encoding of the Nth sector. As such,encoding controller circuit 580 includes a counter that tracks the number of sectors processed. -
Product 524 is provided to a dense matrix multiplication circuit 525 where it is multiplied by an inverse portion of the encoding matrix, inverse Hp22 matrix 527 (Inverse Hp22), to yield aproduct 529 in accordance with the following equation: -
Product 529=Product 524×Inverse Hp 22 -
Product 529 is a parity output (P2) included as part of the transmitted codeword. P2 may be represented by the following equation: -
P2=Inverse Hp 22×(S L −Hu 2 ×u), - where SL, is selected
input 579. -
Product 529 is provided to another sparse matrix multiplication circuit 525 where it is multiplied by an inverse portion of the encoding matrix, inverse Hp22 matrix 527 (Inverse Hp22), to yield aproduct 534 in accordance with the following equation: -
Product 534=Product 529×Inverse Hp 22. -
Product 534 is XORed withproduct 509 by a vector basedXOR circuit 550 to yield aproduct 554 in accordance with the following equation: -
Product 554=(Product 529×Inverse Hp 22){circle around (×)}(u×Hu 1). -
Product 554 is provided to another sparse matrix multiplication circuit 555 where it is multiplied by an inverse portion of the encoding matrix, inverse Hp11 matrix 557 (Inverse Hp11), to yield aproduct 559 in accordance with the following equation: -
Product 559=[(Product 529×Inverse Hp 22){circle around (×)}(u×Hu 1)]×Inverse Hp 11. -
Product 559 is a parity output (P1) included as part of the transmitted codeword. P1 may be represented by the following equation: -
P1=Inverse Hp 11×(Hp 12 ×P2+Hu 1 ×u). - As each sector is encoded, a syndrome (Si) of the currently processing sector is calculated by a syndrome calculator and accumulator circuit 570 in accordance with the following equation:
-
- In addition, the calculated syndrome is accumulated with the syndromes calculated for each of the N−1 sectors to yield accumulated
syndrome value 574 in accordance with the following equation: -
- By using accumulated
syndrome value 574 in place of a ‘0’ value for encoding the Nth sector, the overall syndrome from the N sectors will be a ‘0’ (i.e., XORing to equal values results in a zero). Where the overall syndrome value is always ‘0’ (or any other predefined encoding value), it does not need to be transmitted, but can be assumed by a data decoding circuit receiving the encoded data. As such, a concatenation circuit (not shown) that assembles all of the encoded codewords into one set of transfer information does not include the predefined encoding value (in this case ‘0’). Said another way, the resulting codeword is similar to that discussed above in relation toFIG. 2 d, excepthybrid encoding portion 289 is not included, but is only implied. - Turning to
FIG. 6 , anotherdata processing circuit 600 is shown that includes a hybrid layerdata decoding circuit 670 in accordance with other embodiments of the present invention.Data processing circuit 600 includes an analogfront end circuit 610 that receives ananalog signal 605. Analogfront end circuit 610processes analog signal 605 and provides a processedanalog signal 612 to an analog todigital converter circuit 614. Analogfront end circuit 610 may include, but is not limited to, an analog filter and an amplifier circuit as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of circuitry that may be included as part of analogfront end circuit 610.Analog signal 605 represents hybrid layer codewords that may be similar to that discussed above in relation toFIG. 2 d where a number of component codewords are combined with hybrid encoding portions. In a case such as that described above in relation toFIG. 5 ,hybrid encoding portion 289 is implied as is corresponds to a predefined encoding value. In some cases, wheredata processing circuit 600 is implemented as part of a storage device,analog signal 605 is derived from a read/write head assembly (not shown) that is disposed in relation to a storage medium (not shown). In other cases,analog signal 605 is derived from a receiver circuit (not shown) that is operable to receive a signal from a transmission medium (not shown). The transmission medium may be wired or wireless. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of source from whichanalog input 605 may be derived. - Analog to
digital converter circuit 614 converts processedanalog signal 612 into a corresponding series ofdigital samples 616. Analog todigital converter circuit 614 may be any circuit known in the art that is capable of producing digital samples corresponding to an analog input signal. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of analog to digital converter circuits that may be used in relation to different embodiments of the present invention.Digital samples 616 are provided to anequalizer circuit 620.Equalizer circuit 620 applies an equalization algorithm todigital samples 616 to yield an equalizedoutput 625. In some embodiments of the present invention,equalizer circuit 620 is a digital finite impulse response filter (DFIR) circuit as are known in the art. It may be possible that equalizedoutput 625 may be received directly from a storage device in, for example, a solid state storage system. In such cases, analogfront end circuit 610, analog todigital converter circuit 614 andequalizer circuit 620 may be eliminated where the data is received as a digital data input. - Equalized
output 625 represents multiple sectors of data that were interleaved such that portions of each of the individual sector is intermixed with portions of other individual sectors. To reverse this interleaving, equalizedoutput 625 is provided to a spread sector control and buffer circuit 628 that rearranges the received data such that the portions of individual sectors are aligned such that each of the individual sectors of data are arranged contiguously to yield de-interleaved multiple sector data block 629. Portions of de-interleaved multiple sector data block 629 is provided on a sector by sector basis to aninput buffer 653 as space becomes available ininput buffer 653. -
Input buffer 653 includes sufficient memory to maintain one or more codewords until processing of that codeword is completed through adata detector circuit 630 and a hybrid layerdata decoding circuit 670 including, where warranted, multiple global iterations (passes through bothdata detector circuit 630 and hybrid layer data decoding circuit 670) and/or local iterations (passes through hybrid layerdata decoding circuit 670 during a given global iteration). Anoutput 657 is provided todata detector circuit 630. -
Data detector circuit 630 may be a single data detector circuit or may be two or more data detector circuits operating in parallel on different hybrid layer codewords. Whether it is a single data detector circuit or a number of data detector circuits operating in parallel,data detector circuit 630 is operable to apply a data detection algorithm to a received codeword or data set. In some embodiments of the present invention,data detector circuit 630 is a Viterbi algorithm data detector circuit as are known in the art. In other embodiments of the present invention,data detector circuit 630 is a maximum a posteriori data detector circuit as are known in the art. Of note, the general phrases “Viterbi data detection algorithm” or “Viterbi algorithm data detector circuit” are used in their broadest sense to mean any Viterbi detection algorithm or Viterbi algorithm detector circuit or variations thereof including, but not limited to, bi-direction Viterbi detection algorithm or bi-direction Viterbi algorithm detector circuit. Also, the general phrases “maximum a posteriori data detection algorithm” or “maximum a posteriori data detector circuit” are used in their broadest sense to mean any maximum a posteriori detection algorithm or detector circuit or variations thereof including, but not limited to, simplified maximum a posteriori data detection algorithm and a max-log maximum a posteriori data detection algorithm, or corresponding detector circuits. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize a variety of data detector circuits that may be used in relation to different embodiments of the present invention. In some cases, one data detector circuit included indata detector circuit 630 is used to apply the data detection algorithm to the received codeword for a first global iteration applied to the received codeword, and another data detector circuit included indata detector circuit 630 is operable apply the data detection algorithm to the received codeword guided by a decoded output accessed from acentral memory circuit 650 on subsequent global iterations. - Upon completion of application of the data detection algorithm to the received hybrid layer codeword on the first global iteration,
data detector circuit 630 provides adetector output 633. Each instance ofdetector output 633 corresponds to a respective one of the hybrid layer received asanalog input 605. -
Detector output 633 includes soft data. As used herein, the phrase “soft data” is used in its broadest sense to mean reliability data with each instance of the reliability data indicating a likelihood that a corresponding bit position or group of bit positions has been correctly detected. In some embodiments of the present invention, the soft data or reliability data is log likelihood ratio data as is known in the art. In cases where a higher value of soft data indicates a greater likelihood that a corresponding bit or symbol of the hybrid layer codeword has been correctly determined, setting the soft data to a maximum value makes it very unlikely that the corresponding bit will be modified during subsequent decoding or detection processes. As such, the bit or symbol is effectively frozen. Similarly, in cases where a lower value of soft data indicates a greater likelihood that a corresponding bit or symbol of the hybrid layer codeword has been correctly determined, setting the soft data to a minimum value makes it very unlikely that the corresponding bit will be modified during subsequent decoding or detection processes. Detectedoutput 633 is provided to alocal interleaver circuit 642.Local interleaver circuit 642 is operable to shuffle sub-portions (i.e., local chunks) of the data set included as detected output and provides an interleavedcodeword 646 that is stored tocentral memory circuit 650.Interleaver circuit 642 may be any circuit known in the art that is capable of shuffling data sets to yield a re-arranged data set. Interleavedcodeword 646 is stored tocentral memory circuit 650. - Once hybrid layer
data decoding circuit 670 is available, a previously stored interleavedcodeword 646 is accessed fromcentral memory circuit 650 as a storedcodeword 686 and globally interleaved by a global interleaver/de-interleaver circuit 684. Global interleaver/De-interleaver circuit 684 may be any circuit known in the art that is capable of globally rearranging codewords. Global interleaver/De-interleaver circuit 684 provides adecoder input 652 into hybrid layerdata decoding circuit 670.Decoder input 652 may be a hybrid layer codeword similar to that discussed above in relation toFIG. 2 d where a number of component codewords are combined with hybrid encoding portions. In some embodiments of the present invention, the data decode algorithm is a layered low density parity check algorithm as are known in the art. Based upon the disclosure provided herein, one of ordinary skill in the art will recognize other decode algorithms that may be used in relation to different embodiments of the present invention. Hybrid layerdata decoding circuit 670 applies to data decode algorithm todecoder input 652 to yield a decodedoutput 671. - In operation, hybrid layer
data decoding circuit 670 selects a first component codeword and the hybrid encoding portion as a first decoding layer. Using the example ofFIG. 2 c, hybrid layerdata decoding circuit 670 selects, for example, the data in hybrid layer codeword corresponding torows 272 androws 276 is selected. As an example,rows 272 may include eight rows, androws 276 may include two rows. Hybrid layerdata decoding circuit 670 then applies the data decoding algorithm to the first decoding layer to yield a decoded output. This process of applying the data decode algorithm to the first decoding layer is repeated for a number of local iterations until either the component codeword associated with the first decoding layer converges, or until a maximum number of local iterations is exceeded. Where the first decoding layer converges, the soft data associated with the first decoding layer is set to values representing the highest likelihood that data associated with the first decoding layer is correctly determined. In this way, the values in the hybrid encoding portion are effectively frozen while another decoding layer formed of another individual component codeword and the hybrid encoding portion is decoded. This provides additional guidance to the decoding process applied to subsequent layers. Alternatively, where the first decoding layer fails to converge before the maximum number of local iterations has been exceeded, the soft data is left as it existed after the last local iteration. At this point, decoding of the first decoding layer is complete. - With the decoding of the first decoding layer completed, hybrid layer
data decoding circuit 670 selects a second component codeword and the hybrid encoding portion as a second decoding layer. Using the example ofFIG. 2 c, hybrid layerdata decoding circuit 670 selects, for example, the data in hybrid layer codeword corresponding torows 274 androws 276 is selected. As an example,rows 274 may include eight rows, androws 276 may include two rows. Hybrid layerdata decoding circuit 670 then applies the data decoding algorithm to the second decoding layer to yield a decoded output. This process of applying the data decode algorithm to the second decoding layer is repeated for a number of local iterations until either the component codeword associated with the second decoding layer converges, or until a maximum number of local iterations is exceeded. Where the second decoding layer converges, the soft data associated with the second decoding layer is set to values representing the highest likelihood that data associated with the second decoding layer is correctly determined. Again, in this way, the values in the hybrid encoding portion are effectively frozen while another decoding layer formed of another individual component codeword and the hybrid encoding portion is decoded. This provides additional guidance to the decoding process applied to subsequent layers. - This process of applying the data decode algorithm sequentially to decoding layers continues until all of hybrid codewords corresponding to individual component codewords are decoded. Thus, while the example in
FIG. 2 c implies a hybrid layer codeword comprised of two component codewords,data processing circuit 600 may operate on hybrid layer codewords exhibiting three or more component codewords. Where less than all of the individual component codewords converge, decoding of the hybrid layer codeword fails to converge. In such a case, the resulting decoded output is provided as a decodedoutput 654 back tocentral memory circuit 650 where it is stored awaiting another global iteration through a data detector circuit included indata detector circuit 630. Prior to storage of decodedoutput 654 tocentral memory circuit 650, decodedoutput 654 is globally de-interleaved to yield a globallyde-interleaved output 688 that is stored tocentral memory circuit 650. The global de-interleaving reverses the global interleaving earlier applied to storedcodeword 686 to yielddecoder input 652. When a data detector circuit included indata detector circuit 630 becomes available, a previously storedde-interleaved output 688 accessed fromcentral memory circuit 650 and locally de-interleaved by ade-interleaver circuit 644.De-interleaver circuit 644re-arranges decoder output 648 to reverse the shuffling originally performed byinterleaver circuit 642. A resultingde-interleaved output 697 is provided todata detector circuit 630 where it is used to guide subsequent detection of a corresponding data set previously received as equalizedoutput 625. - Alternatively, where all of the individual component codewords converge, decoding of the hybrid layer codeword to converges (i.e., yields the originally written data set), the resulting decoded output is provided as an
output codeword 672 to ade-interleaver circuit 680.De-interleaver circuit 680 rearranges the data to reverse both the global and local interleaving applied to the data to yield ade-interleaved output 682.De-interleaved output 682 is provided to a harddecision output circuit 690. Harddecision output circuit 690 is operable to re-order data sets that may complete out of order back into their original order. The originally ordered data sets are then provided as ahard decision output 692. - Turning to
FIG. 7 , a flow diagram 700 shows a method in accordance with some embodiments of the present invention for applying hybrid layer decoding to data encoded by the encoding circuit ofFIG. 5 . Following flow diagram 700, N sectors of data are received as spread sector interleaved data (block 705). The spread sector interleaved data includes portions of different individual sectors of data interleaved or shuffled to limit the effect of localized noise. Analog processing is applied to the received data to yield an equalized output corresponding to the N sectors of spread sector data (block 710). The equalized output is de-interleaved to combine the portions of each respective sector of data to yield N de-interleaved sectors (block 715). The de-interleaving reverses the spread sector interleaving originally applied to limit the effect of localized noise. - One of the N de-interleaved sectors is selected (block 720). Data detection/data decoding is applied to the selected sector to yield a decoded output (block 725). This data detection/data decoding may be performed similar to that discussed above in relation to
FIG. 6 . It is determined whether the decoding converged (i.e., yielded the correct result) (block 730). Where the data decoding failed to converge (block 730), a failure of the currently processing selected sector of data is indicated (block 745). Alternatively, where the data decoding did converge (block 730), the syndrome for the sector is calculated and stored in relation to the selected sector (block 735). This syndrome is calculated similar to the syndrome calculation of the encoding process discussed above in relation toFIG. 5 . In addition, the decoded output is provided as a converged output (block 740). - It is determined whether another of the N-de-interleaved sectors remains to be detected/decoded (block 750). Where another sector remains to be detected/decode (block 750), the next one of the N de-interleaved sectors is selected (block 720) and the processing proceeds for the selected sector. Alternatively, where no additional sectors remain to be detected/decoded (block 750), it is determined whether only one of the N de-interleaved sectors failed to converge (block 755). Where only one sector failed to converge it is possible to use the syndrome information calculated for each of the N−1 sectors that did converge to calculate a sector for the failed sector, and to re-apply the data detection and the data decoding using the syndrome expected for the failed sector to yield a corrected output (block 760). As the overall syndrome is expected to be ‘0’ (or another predefined value) as described above in relation to
FIG. 5 , the syndrome for the sector that is failed to converge is calculated in accordance with the following equation: -
- where Si represents the syndrome values calculated from the other N−1 sectors that did not fail to converge. This expected syndrome is used to correct one or more errors in the failed sector. As such, hybrid layer decoding is applied using an implied value for the overall syndrome value.
- It should be noted that the various blocks discussed in the above application may be implemented in integrated circuits along with other functionality. Such integrated circuits may include all of the functions of a given block, system or circuit, or a subset of the block, system or circuit. Further, elements of the blocks, systems or circuits may be implemented across multiple integrated circuits. Such integrated circuits may be any type of integrated circuit known in the art including, but are not limited to, a monolithic integrated circuit, a flip chip integrated circuit, a multichip module integrated circuit, and/or a mixed signal integrated circuit. It should also be noted that various functions of the blocks, systems or circuits discussed herein may be implemented in either software or firmware. In some such cases, the entire system, block or circuit may be implemented using its software or firmware equivalent. In other cases, the one part of a given system, block or circuit may be implemented in software or firmware, while other parts are implemented in hardware.
- In conclusion, the invention provides novel systems, devices, methods and arrangements for data processing. While detailed descriptions of one or more embodiments of the invention have been given above, various alternatives, modifications, and equivalents will be apparent to those skilled in the art without varying from the spirit of the invention. Therefore, the above description should not be taken as limiting the scope of the invention, which is defined by the appended claims.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/945,777 US20140372836A1 (en) | 2013-06-13 | 2013-07-18 | Systems and Methods for Data Processing Control |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361834557P | 2013-06-13 | 2013-06-13 | |
US13/945,777 US20140372836A1 (en) | 2013-06-13 | 2013-07-18 | Systems and Methods for Data Processing Control |
Publications (1)
Publication Number | Publication Date |
---|---|
US20140372836A1 true US20140372836A1 (en) | 2014-12-18 |
Family
ID=52020354
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/918,510 Active 2033-10-08 US8959414B2 (en) | 2013-06-13 | 2013-06-14 | Systems and methods for hybrid layer data decoding |
US13/945,777 Abandoned US20140372836A1 (en) | 2013-06-13 | 2013-07-18 | Systems and Methods for Data Processing Control |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/918,510 Active 2033-10-08 US8959414B2 (en) | 2013-06-13 | 2013-06-14 | Systems and methods for hybrid layer data decoding |
Country Status (1)
Country | Link |
---|---|
US (2) | US8959414B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10164657B2 (en) | 2014-04-03 | 2018-12-25 | Seagate Technology Llc | Systems and methods for differential message scaling in a decoding process |
CN113794709A (en) * | 2021-09-07 | 2021-12-14 | 北京理工大学 | Hybrid coding method for binary sparse matrix |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4951284A (en) * | 1988-12-14 | 1990-08-21 | International Business Machines Corporation | Method and means for correcting random and burst errors |
US5901158A (en) * | 1997-04-22 | 1999-05-04 | Quantum Corporation | Error correction encoder/decoder |
US20030188248A1 (en) * | 2002-04-01 | 2003-10-02 | Michael Kauschke | Apparatus for iterative hard-decision forward error correction decoding |
US7426678B1 (en) * | 2004-07-20 | 2008-09-16 | Xilinx, Inc. | Error checking parity and syndrome of a block of data with relocated parity bits |
US20120124450A1 (en) * | 2010-11-15 | 2012-05-17 | Tsung-Chieh Yang | Method for enhancing error correction capability, and associated memory device and controller thereof |
US20140201596A1 (en) * | 2013-01-17 | 2014-07-17 | Apple Inc. | Adaptation of Analog Memory Cell Read Thresholds Using Partial ECC Syndromes |
Family Cites Families (172)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4553221A (en) | 1970-12-28 | 1985-11-12 | Hyatt Gilbert P | Digital filtering system |
JPH0824270B2 (en) | 1985-12-25 | 1996-03-06 | 日本電信電話株式会社 | Convolutional encoder and maximum likelihood decoder |
JPH0443721A (en) | 1990-06-11 | 1992-02-13 | Matsushita Electric Ind Co Ltd | Digital signal decoder |
US5612964A (en) | 1991-04-08 | 1997-03-18 | Haraszti; Tegze P. | High performance, fault tolerant orthogonal shuffle memory and method |
CA2067669C (en) | 1991-04-30 | 1997-10-28 | Akihisa Ushirokawa | Method and apparatus of estimating data sequence transmitted using viterbi algorithm |
US5278703A (en) | 1991-06-21 | 1994-01-11 | Digital Equipment Corp. | Embedded servo banded format for magnetic disks for use with a data processing system |
EP0527017B1 (en) | 1991-08-03 | 1997-03-26 | Sony Corporation | Magnetic reproducing apparatus |
US5392299A (en) | 1992-01-15 | 1995-02-21 | E-Systems, Inc. | Triple orthogonally interleaed error correction system |
US5317472A (en) | 1992-03-17 | 1994-05-31 | Schweitzer Engineering Laboratories, Inc. | Apparatus for insuring the security of output signals from protective relays used in electric power systems |
US5513192A (en) | 1992-08-28 | 1996-04-30 | Sun Microsystems, Inc. | Fault tolerant disk drive system with error detection and correction |
US5351274A (en) | 1993-08-20 | 1994-09-27 | General Electric Company | Post detection selection combining diversity receivers for mobile and indoor radio channels |
US5406593A (en) | 1993-08-20 | 1995-04-11 | General Electric Company | Adaptive phase-locked loop employing channel state information estimation from received signal phase angles |
GB9317604D0 (en) | 1993-08-24 | 1993-10-06 | Philips Electronics Uk Ltd | Receiver for ds-cdma signals |
US5417500A (en) | 1993-09-13 | 1995-05-23 | Reliance Electric Industrial Company | Bearing assembly utilizing improved clamping collar |
ZA947317B (en) | 1993-09-24 | 1995-05-10 | Qualcomm Inc | Multirate serial viterbi decoder for code division multiple access system applications |
US5523903A (en) | 1993-12-23 | 1996-06-04 | International Business Machines Corporation | Sector architecture for fixed block disk drive |
US5550870A (en) | 1994-03-02 | 1996-08-27 | Lucent Technologies Inc. | Viterbi processor |
JPH07245635A (en) | 1994-03-04 | 1995-09-19 | Sony Corp | Signal point mapping method and signal point detection method |
EP0677967A3 (en) | 1994-04-12 | 1997-07-23 | Gold Star Co | Viterbi decoder for a high definition television. |
US5719871A (en) | 1995-04-19 | 1998-02-17 | Motorola, Inc. | Method and apparatus for performing diversity voting in a communication system |
US5898710A (en) | 1995-06-06 | 1999-04-27 | Globespan Technologies, Inc. | Implied interleaving, a family of systematic interleavers and deinterleavers |
US5696504A (en) | 1995-07-27 | 1997-12-09 | Oliveros; Ernesto Vidal | 4 bit based binary encoding technique |
JPH09232973A (en) | 1996-02-28 | 1997-09-05 | Sony Corp | Viterbi decoder |
US6023783A (en) | 1996-05-15 | 2000-02-08 | California Institute Of Technology | Hybrid concatenated codes and iterative decoding |
US5978414A (en) | 1996-07-03 | 1999-11-02 | Matsushita Electric Industrial Co., Ltd. | Transmission rate judging unit |
US5802118A (en) | 1996-07-29 | 1998-09-01 | Cirrus Logic, Inc. | Sub-sampled discrete time read channel for computer storage systems |
JP3310185B2 (en) | 1996-11-21 | 2002-07-29 | 松下電器産業株式会社 | Error correction device |
US6377610B1 (en) | 1997-04-25 | 2002-04-23 | Deutsche Telekom Ag | Decoding method and decoding device for a CDMA transmission system for demodulating a received signal available in serial code concatenation |
US5983383A (en) | 1997-01-17 | 1999-11-09 | Qualcom Incorporated | Method and apparatus for transmitting and receiving concatenated code data |
US6029264A (en) | 1997-04-28 | 2000-02-22 | The Trustees Of Princeton University | System and method for error correcting a received data stream in a concatenated system |
KR100484127B1 (en) | 1997-08-07 | 2005-06-16 | 삼성전자주식회사 | Viterbi decoder |
US6005897A (en) | 1997-12-16 | 1999-12-21 | Mccallister; Ronald D. | Data communication system and method therefor |
JP3900637B2 (en) | 1997-12-19 | 2007-04-04 | ソニー株式会社 | Viterbi decoder |
US6175588B1 (en) | 1997-12-30 | 2001-01-16 | Motorola, Inc. | Communication device and method for interference suppression using adaptive equalization in a spread spectrum communication system |
US6535553B1 (en) | 1998-06-19 | 2003-03-18 | Samsung Electronics Co., Ltd. | Passband equalizers with filter coefficients calculated from modulated carrier signals |
US6145110A (en) | 1998-06-22 | 2000-11-07 | Ericsson Inc. | Digital data decoder that derives codeword estimates from soft data |
US6570990B1 (en) | 1998-11-13 | 2003-05-27 | Lsi Logic Corporation | Method of protecting high definition video signal |
KR100277764B1 (en) | 1998-12-10 | 2001-01-15 | 윤종용 | Encoder and decoder comprising serial concatenation structre in communication system |
US6393074B1 (en) | 1998-12-31 | 2002-05-21 | Texas Instruments Incorporated | Decoding system for variable-rate convolutionally-coded data sequence |
US6381726B1 (en) | 1999-01-04 | 2002-04-30 | Maxtor Corporation | Architecture for soft decision decoding of linear block error correcting codes |
US6724706B1 (en) | 1999-02-26 | 2004-04-20 | Matsushita Electric Industrial Co., Ltd. | Digital adaptive equalizer for different quality signals |
US6216249B1 (en) | 1999-03-03 | 2001-04-10 | Cirrus Logic, Inc. | Simplified branch metric for reducing the cost of a trellis sequence detector in a sampled amplitude read channel |
US6216251B1 (en) | 1999-04-30 | 2001-04-10 | Motorola Inc | On-chip error detection and correction system for an embedded non-volatile memory array and method of operation |
US6351832B1 (en) | 1999-05-28 | 2002-02-26 | Lucent Technologies Inc. | Turbo code symbol interleaver |
US6266795B1 (en) | 1999-05-28 | 2001-07-24 | Lucent Technologies Inc. | Turbo code termination |
US6473878B1 (en) | 1999-05-28 | 2002-10-29 | Lucent Technologies Inc. | Serial-concatenated turbo codes |
KR100375217B1 (en) | 1999-10-21 | 2003-03-07 | 삼성전자주식회사 | Microcontroller incorporating an electrically rewritable non-volatile memory |
US6412088B1 (en) | 1999-12-02 | 2002-06-25 | Maxtor Corporation | Method and apparatus for using block reread |
TW514884B (en) | 1999-12-03 | 2002-12-21 | Koninkl Philips Electronics Nv | Allocating real time data on a disc like recording medium |
FR2804260B1 (en) | 2000-01-21 | 2002-10-18 | Mitsubishi Electric Inf Tech | METHOD OF DIGITAL TRANSMISSION OF TYPE WITH ERROR CORRECTING CODING |
US6810502B2 (en) | 2000-01-28 | 2004-10-26 | Conexant Systems, Inc. | Iteractive decoder employing multiple external code error checks to lower the error floor |
EP1170870A4 (en) | 2000-02-15 | 2006-08-02 | Jfe Steel Corp | Turbo decoder |
US7184486B1 (en) | 2000-04-27 | 2007-02-27 | Marvell International Ltd. | LDPC encoder and decoder and method thereof |
US6697441B1 (en) | 2000-06-06 | 2004-02-24 | Ericsson Inc. | Baseband processors and methods and systems for decoding a received signal having a transmitter or channel induced coupling between bits |
US6816328B2 (en) | 2000-06-20 | 2004-11-09 | Infineon Technologies North America Corp. | Pseudo-synchronous interpolated timing recovery for a sampled amplitude read channel |
US6757862B1 (en) | 2000-08-21 | 2004-06-29 | Handspring, Inc. | Method and apparatus for digital data error correction coding |
US6970511B1 (en) | 2000-08-29 | 2005-11-29 | Lucent Technologies Inc. | Interpolator, a resampler employing the interpolator and method of interpolating a signal associated therewith |
JP4324316B2 (en) | 2000-10-23 | 2009-09-02 | 株式会社日立グローバルストレージテクノロジーズ | Perpendicular magnetic recording / reproducing device |
US6975692B2 (en) | 2000-12-04 | 2005-12-13 | Koninklijke Philips Electronics N.V. | Scaling of demodulated data in an interleaver memory |
US6807238B1 (en) | 2001-02-01 | 2004-10-19 | Lsi Logic Corporation | Method and apparatus for decoding M-PSK turbo code using new approximation technique |
WO2002078196A1 (en) | 2001-03-22 | 2002-10-03 | University Of Florida | Method and coding means for error-correction utilizing concatenated parity and turbo codes |
DE50112386D1 (en) | 2001-05-08 | 2007-05-31 | Siemens Ag | METHOD AND DEVICE FOR DATA TRANSMISSION IN A MULTI-DISPLAY SYSTEM WITH PARALLEL CONCENTRATED CODING AND MODULATION |
US7295623B2 (en) | 2001-07-11 | 2007-11-13 | Vativ Technologies, Inc. | High-speed communications transceiver |
US7440489B2 (en) | 2001-08-07 | 2008-10-21 | Ericsson Inc. | Method and apparatus for selective demodulation and decoding of communications signals |
US6904084B2 (en) | 2001-09-05 | 2005-06-07 | Mediatek Incorporation | Read channel apparatus and method for an optical storage system |
US7073118B2 (en) | 2001-09-17 | 2006-07-04 | Digeo, Inc. | Apparatus and method for saturating decoder values |
US6986098B2 (en) | 2001-11-20 | 2006-01-10 | Lsi Logic Corporation | Method of reducing miscorrections in a post-processor using column parity checks |
US6937415B2 (en) | 2002-02-04 | 2005-08-30 | Hitachi Global Storage Technologies Netherlands B.V. | Method and apparatus for enhanced data channel performance using read sample buffering |
US7136244B1 (en) | 2002-02-22 | 2006-11-14 | Western Digital Technologies, Inc. | Disk drive employing data averaging techniques during retry operations to facilitate data recovery |
US7487430B2 (en) | 2002-03-27 | 2009-02-03 | Samsung Electronics Co., Ltd. | Apparatus and method for receiving packet data control channel in a mobile communication system |
ATE376337T1 (en) | 2002-05-10 | 2007-11-15 | Interdigital Tech Corp | SYSTEM FOR DRAINING A B-NODE VIA AN OPERATING RADIO NETWORK CONTROL UNIT |
AU2003256588A1 (en) | 2002-07-03 | 2004-01-23 | Hughes Electronics Corporation | Bit-interleaved coded modulation using low density parity check (ldpc) codes |
US6785863B2 (en) | 2002-09-18 | 2004-08-31 | Motorola, Inc. | Method and apparatus for generating parity-check bits from a symbol set |
US7058873B2 (en) | 2002-11-07 | 2006-06-06 | Carnegie Mellon University | Encoding method using a low density parity check code with a column weight of two |
US7702986B2 (en) | 2002-11-18 | 2010-04-20 | Qualcomm Incorporated | Rate-compatible LDPC codes |
US7047474B2 (en) | 2002-12-23 | 2006-05-16 | Do-Jun Rhee | Decoding concatenated codes via parity bit recycling |
US7234097B1 (en) | 2003-01-27 | 2007-06-19 | Marvell International Ltd. | Methods of supporting host CRC in data storage systems without RLL coding |
US8161361B1 (en) | 2003-01-28 | 2012-04-17 | Marvell International Ltd. | Averaging signals to improve signal interpretation |
US20070234178A1 (en) | 2003-02-26 | 2007-10-04 | Qualcomm Incorporated | Soft information scaling for interactive decoding |
US7139959B2 (en) | 2003-03-24 | 2006-11-21 | Texas Instruments Incorporated | Layered low density parity check decoding for digital communications |
JP4277260B2 (en) | 2003-05-15 | 2009-06-10 | 富士通株式会社 | Magnetic disk device, read gate optimization method and program |
US7117427B2 (en) | 2003-07-09 | 2006-10-03 | Texas Instruments Incorporated | Reduced complexity decoding for trellis coded modulation |
US7313750B1 (en) | 2003-08-06 | 2007-12-25 | Ralink Technology, Inc. | Efficient soft decision demapper to minimize viterbi decoder complexity |
US7133228B2 (en) | 2003-10-10 | 2006-11-07 | Seagate Technology Llc | Using data compression to achieve lower linear bit densities on a storage medium |
KR100918763B1 (en) | 2003-11-14 | 2009-09-24 | 삼성전자주식회사 | Interleaving apparatus and method in a channel coder using a parallel concatenated low density parity check code |
US7237181B2 (en) | 2003-12-22 | 2007-06-26 | Qualcomm Incorporated | Methods and apparatus for reducing error floors in message passing decoders |
US7958425B2 (en) | 2004-02-19 | 2011-06-07 | Trelliware Technologies, Inc. | Method and apparatus for communications using turbo like codes |
US7251769B2 (en) | 2004-03-17 | 2007-07-31 | Lucent Technologies Inc. | Methods and apparatus for communication using generalized low density parity check codes |
US7027245B2 (en) | 2004-04-30 | 2006-04-11 | Hitachi Global Storage Technologies Netherlands B.V. | Apparatus for providing head amplitude characterization using gain loops |
US7415651B2 (en) | 2004-06-02 | 2008-08-19 | Seagate Technology | Data communication system with multi-dimensional error-correction product codes |
US7665007B2 (en) | 2004-06-30 | 2010-02-16 | Seagate Technology, Llc | Retrial and reread methods and apparatus for recording channels |
WO2006039801A1 (en) | 2004-10-12 | 2006-04-20 | Nortel Networks Limited | System and method for low density parity check encoding of data |
US7646829B2 (en) | 2004-12-23 | 2010-01-12 | Agere Systems, Inc. | Composite data detector and a method for detecting data |
US7792375B2 (en) | 2005-01-19 | 2010-09-07 | Megachips Corporation | Rate control system |
US7779325B2 (en) | 2005-01-24 | 2010-08-17 | Agere Systems Inc. | Data detection and decoding system and method |
JP4036338B2 (en) | 2005-03-04 | 2008-01-23 | 国立大学法人東京工業大学 | Method and apparatus for correcting and detecting multiple spotty byte errors in a byte with a limited number of error bytes |
US7370258B2 (en) | 2005-04-28 | 2008-05-06 | Sandbridge Technologies Inc. | Iterative concatenated convolutional Reed-Solomon decoding method |
US7587657B2 (en) | 2005-04-29 | 2009-09-08 | Agere Systems Inc. | Method and apparatus for iterative error-erasure decoding |
US7802172B2 (en) | 2005-06-20 | 2010-09-21 | Stmicroelectronics, Inc. | Variable-rate low-density parity check codes with constant blocklength |
US7523375B2 (en) | 2005-09-21 | 2009-04-21 | Distribution Control Systems | Set of irregular LDPC codes with random structure and low encoding complexity |
US7596196B1 (en) | 2005-09-27 | 2009-09-29 | Maxtor Corporation | Timing recovery in error recovery for iterative detection |
US7738202B1 (en) | 2005-10-07 | 2010-06-15 | Seagate Technology, Llc | Wide-biphase-detector quality monitor for sensing of pin layer reversal |
KR20070079448A (en) | 2006-02-02 | 2007-08-07 | 삼성전자주식회사 | Iterative detection and decoding receiver and method in multiple antenna system |
US7752523B1 (en) | 2006-02-13 | 2010-07-06 | Marvell International Ltd. | Reduced-complexity decoding of parity check codes |
KR100943589B1 (en) | 2006-03-20 | 2010-02-23 | 삼성전자주식회사 | Apparatus and method for transmitting/receiving signal in a communication system |
US8010883B1 (en) | 2006-05-01 | 2011-08-30 | Marvell International Ltd. | Read channel detector for noise cancellation |
US7230550B1 (en) | 2006-05-16 | 2007-06-12 | Motorola, Inc. | Low-complexity bit-robust method and system for combining codewords to form a single codeword |
US8028216B1 (en) | 2006-06-02 | 2011-09-27 | Marvell International Ltd. | Embedded parity coding for data storage |
JP4992900B2 (en) | 2006-08-02 | 2012-08-08 | 富士通株式会社 | Receiving device and decoding method thereof |
US8705752B2 (en) | 2006-09-20 | 2014-04-22 | Broadcom Corporation | Low frequency noise reduction circuit architecture for communications applications |
US8464120B2 (en) | 2006-10-18 | 2013-06-11 | Panasonic Corporation | Method and system for data transmission in a multiple input multiple output (MIMO) system including unbalanced lifting of a parity check matrix prior to encoding input data streams |
FR2909499B1 (en) | 2006-12-01 | 2009-01-16 | Commissariat Energie Atomique | METHOD AND DEVICE FOR DECODING LDPC CODES, AND COMMUNICATION APPARATUS COMPRISING SUCH A DEVICE |
KR100833515B1 (en) | 2006-12-05 | 2008-05-29 | 한국전자통신연구원 | Parity check matrix generating method, encoding/decoding method for ldpc code with variable information length and apparatus using the same |
KR100808664B1 (en) | 2006-12-08 | 2008-03-07 | 한국전자통신연구원 | Parity check matrix storing method, block ldpc coding method and the apparatus using parity check matrix storing method |
US8051363B1 (en) | 2007-01-16 | 2011-11-01 | Marvell International Ltd. | Absorb decode algorithm for 10GBase-T LDPC decoder |
JP5507813B2 (en) | 2007-02-16 | 2014-05-28 | パナソニック株式会社 | Transmitting apparatus and receiving apparatus |
US20080304558A1 (en) | 2007-06-06 | 2008-12-11 | Hong Kong University Of Science And Technology | Hybrid time-frequency domain equalization over broadband multi-input multi-output channels |
US8761144B2 (en) | 2007-06-28 | 2014-06-24 | Telefonaktiebolaget Lm Ericsson (Publ) | HS-PDSCH blind decoding |
CN101796748B (en) | 2007-10-03 | 2014-04-09 | Lg电子株式会社 | Optimizing transmission for broadcast multicast service |
EP2056549B1 (en) | 2007-10-30 | 2012-12-12 | Sony Corporation | Data processing apparatus and method |
US8020070B2 (en) | 2007-12-05 | 2011-09-13 | Aquantia Corporation | Trapping set decoding for transmission frames |
CN101743592B (en) | 2007-12-14 | 2013-03-27 | Lsi公司 | Systems and methods for fly-height control using servo data |
US20090177852A1 (en) | 2008-01-09 | 2009-07-09 | Mediatek Inc. | Data block receiver and method for decoding data block |
US8711984B2 (en) | 2008-01-22 | 2014-04-29 | Agere Systems Llc | Methods and apparatus for map detection with reduced complexity |
US8245104B2 (en) | 2008-05-02 | 2012-08-14 | Lsi Corporation | Systems and methods for queue based data detection and decoding |
US8201051B2 (en) | 2008-10-15 | 2012-06-12 | Lsi Corporation | Method for detecting short burst errors in LDPC system |
JP5173021B2 (en) | 2008-05-19 | 2013-03-27 | アギア システムズ インコーポレーテッド | System and method for mitigating delay in a data detector feedback loop |
US20090300461A1 (en) * | 2008-05-29 | 2009-12-03 | Gadi Shor | Device, method and computer program product for communication |
US8370711B2 (en) | 2008-06-23 | 2013-02-05 | Ramot At Tel Aviv University Ltd. | Interruption criteria for block decoding |
EP2146343A1 (en) * | 2008-07-16 | 2010-01-20 | Deutsche Thomson OHG | Method and apparatus for synchronizing highly compressed enhancement layer data |
EP2150022A1 (en) * | 2008-07-28 | 2010-02-03 | THOMSON Licensing | Data stream comprising RTP packets, and method and device for encoding/decoding such data stream |
JP5276173B2 (en) | 2008-08-15 | 2013-08-28 | エルエスアイ コーポレーション | ROM list decoding of near codeword |
US8296637B1 (en) | 2008-09-22 | 2012-10-23 | Marvell International Ltd. | Channel quality monitoring and method for qualifying a storage channel using an iterative decoder |
US8301979B2 (en) | 2008-10-07 | 2012-10-30 | Sandisk Il Ltd. | Low density parity code (LDPC) decoding for memory with multiple log likelihood ratio (LLR) decoders |
US8374254B2 (en) | 2008-12-15 | 2013-02-12 | Sony Mobile Communications Ab | Multimedia stream combining |
US7948699B2 (en) | 2009-01-02 | 2011-05-24 | Lsi Corporation | Systems and methods for equalizer optimization in a storage access retry |
US7957251B2 (en) | 2009-02-16 | 2011-06-07 | Agere Systems Inc. | Systems and methods for reduced latency loop recovery |
CN101903890B (en) | 2009-03-05 | 2015-05-20 | Lsi公司 | Improved turbo-equalization methods for iterative decoders |
US7952824B2 (en) | 2009-03-06 | 2011-05-31 | Agere Systems Inc. | Systems and methods for defective media region identification |
US8429498B1 (en) | 2009-03-25 | 2013-04-23 | Apple Inc. | Dual ECC decoder |
US8347155B2 (en) | 2009-04-17 | 2013-01-01 | Lsi Corporation | Systems and methods for predicting failure of a storage medium |
US8443267B2 (en) | 2009-04-28 | 2013-05-14 | Lsi Corporation | Systems and methods for hard decision assisted decoding |
US8250434B2 (en) | 2009-06-18 | 2012-08-21 | Lsi Corporation | Systems and methods for codec usage control during storage pre-read |
US20110041040A1 (en) | 2009-08-15 | 2011-02-17 | Skymedi Corporation | Error Correction Method for a Memory Device |
US8578253B2 (en) | 2010-01-04 | 2013-11-05 | Lsi Corporation | Systems and methods for updating detector parameters in a data processing circuit |
US8418019B2 (en) | 2010-04-19 | 2013-04-09 | Lsi Corporation | Systems and methods for dynamic scaling in a data decoding system |
US8464142B2 (en) | 2010-04-23 | 2013-06-11 | Lsi Corporation | Error-correction decoder employing extrinsic message averaging |
US8443249B2 (en) | 2010-04-26 | 2013-05-14 | Lsi Corporation | Systems and methods for low density parity check data encoding |
US8634317B1 (en) * | 2010-05-25 | 2014-01-21 | Marvell International Ltd. | Method and apparatus for detecting packets |
US8732565B2 (en) | 2010-06-14 | 2014-05-20 | Samsung Electronics Co., Ltd. | Method and apparatus for parallel processing in a gigabit LDPC decoder |
US8499226B2 (en) | 2010-06-29 | 2013-07-30 | Lsi Corporation | Multi-mode layered decoding |
US8458555B2 (en) | 2010-06-30 | 2013-06-04 | Lsi Corporation | Breaking trapping sets using targeted bit adjustment |
US20120020402A1 (en) | 2010-07-26 | 2012-01-26 | Technische Universitat Berlin | Receiver |
US8345373B2 (en) | 2010-08-16 | 2013-01-01 | Lsi Corporation | Systems and methods for phase offset based spectral aliasing compensation |
US8379498B2 (en) | 2010-09-13 | 2013-02-19 | Lsi Corporation | Systems and methods for track to track phase alignment |
US8237597B2 (en) | 2010-09-21 | 2012-08-07 | Lsi Corporation | Systems and methods for semi-independent loop processing |
US8295001B2 (en) | 2010-09-21 | 2012-10-23 | Lsi Corporation | Systems and methods for low latency noise cancellation |
US8499227B2 (en) | 2010-09-23 | 2013-07-30 | Micron Technology, Inc. | Memory quality monitor based compensation method and apparatus |
US8667039B2 (en) | 2010-11-17 | 2014-03-04 | Lsi Corporation | Systems and methods for variance dependent normalization for branch metric calculation |
WO2012097046A1 (en) | 2011-01-14 | 2012-07-19 | Marvell World Trade Ltd. | Ldpc multi-decoder architectures |
US8325433B2 (en) | 2011-01-19 | 2012-12-04 | Lsi Corporation | Systems and methods for reduced format data processing |
US8261171B2 (en) | 2011-01-27 | 2012-09-04 | Lsi Corporation | Systems and methods for diversity combined data detection |
US8699167B2 (en) | 2011-02-16 | 2014-04-15 | Lsi Corporation | Systems and methods for data detection using distance based tuning |
US8446683B2 (en) | 2011-02-22 | 2013-05-21 | Lsi Corporation | Systems and methods for data pre-coding calibration |
US8749908B2 (en) | 2011-03-17 | 2014-06-10 | Lsi Corporation | Systems and methods for sync mark detection |
US8611033B2 (en) | 2011-04-15 | 2013-12-17 | Lsi Corporation | Systems and methods for selective decoder input data processing |
US8670955B2 (en) | 2011-04-15 | 2014-03-11 | Lsi Corporation | Systems and methods for reliability assisted noise predictive filtering |
US8806309B2 (en) | 2011-06-13 | 2014-08-12 | Silicon Motion Inc. | Method for controlling message-passing algorithm based decoding operation by referring to statistics data of syndromes of executed iterations and related control apparatus thereof |
US8819527B2 (en) | 2011-07-19 | 2014-08-26 | Lsi Corporation | Systems and methods for mitigating stubborn errors in a data processing system |
WO2013019560A2 (en) | 2011-07-29 | 2013-02-07 | Sandisk Technologies Inc. | Checksum using sums of permutation sub-matrices |
US8751913B2 (en) | 2011-11-14 | 2014-06-10 | Lsi Corporation | Systems and methods for reduced power multi-layer data decoding |
US8930792B2 (en) * | 2013-02-14 | 2015-01-06 | Lsi Corporation | Systems and methods for distributed low density parity check decoding |
-
2013
- 2013-06-14 US US13/918,510 patent/US8959414B2/en active Active
- 2013-07-18 US US13/945,777 patent/US20140372836A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4951284A (en) * | 1988-12-14 | 1990-08-21 | International Business Machines Corporation | Method and means for correcting random and burst errors |
US5901158A (en) * | 1997-04-22 | 1999-05-04 | Quantum Corporation | Error correction encoder/decoder |
US20030188248A1 (en) * | 2002-04-01 | 2003-10-02 | Michael Kauschke | Apparatus for iterative hard-decision forward error correction decoding |
US7426678B1 (en) * | 2004-07-20 | 2008-09-16 | Xilinx, Inc. | Error checking parity and syndrome of a block of data with relocated parity bits |
US20120124450A1 (en) * | 2010-11-15 | 2012-05-17 | Tsung-Chieh Yang | Method for enhancing error correction capability, and associated memory device and controller thereof |
US20140201596A1 (en) * | 2013-01-17 | 2014-07-17 | Apple Inc. | Adaptation of Analog Memory Cell Read Thresholds Using Partial ECC Syndromes |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10164657B2 (en) | 2014-04-03 | 2018-12-25 | Seagate Technology Llc | Systems and methods for differential message scaling in a decoding process |
CN113794709A (en) * | 2021-09-07 | 2021-12-14 | 北京理工大学 | Hybrid coding method for binary sparse matrix |
Also Published As
Publication number | Publication date |
---|---|
US8959414B2 (en) | 2015-02-17 |
US20140372828A1 (en) | 2014-12-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8949704B2 (en) | Systems and methods for mis-correction correction in a data processing system | |
US9196299B2 (en) | Systems and methods for enhanced data encoding and decoding | |
US20150303943A1 (en) | Systems and Methods for Puncture Based Data Protection | |
US8782487B2 (en) | Systems and methods for locating and correcting decoder mis-corrections | |
US9214959B2 (en) | Systems and methods for skip layer data decoding | |
US8525707B1 (en) | Systems and methods for dual binary and non-binary decoding processing | |
US20140313610A1 (en) | Systems and Methods Selective Complexity Data Decoding | |
US8885276B2 (en) | Systems and methods for shared layer data decoding | |
US9219503B2 (en) | Systems and methods for multi-algorithm concatenation encoding and decoding | |
US8736998B2 (en) | Systems and methods for symbol re-grouping decoding processing | |
US8949696B2 (en) | Systems and methods for trapping set disruption | |
US9009557B2 (en) | Systems and methods for reusing a layered decoder to yield a non-layered result | |
US20140372836A1 (en) | Systems and Methods for Data Processing Control | |
US20140082450A1 (en) | Systems and Methods for Efficient Transfer in Iterative Processing | |
US20140129905A1 (en) | Flexible Low Density Parity Check Code Seed | |
US20140082461A1 (en) | Systems and Methods for Detector Side Trapping Set Mitigation | |
US8749907B2 (en) | Systems and methods for adaptive decoder message scaling | |
US9281843B2 (en) | Systems and methods for reduced constraint code data processing | |
US8775898B2 (en) | Systems and methods for hardware flexible low density parity check conversion | |
US20130283113A1 (en) | Systems and Methods for Back Step Data Decoding | |
US8867156B2 (en) | Systems and methods for P-distance based priority data processing | |
US9274889B2 (en) | Systems and methods for data processing using global iteration result reuse | |
US9112539B2 (en) | Systems and methods for iterative data processing using feedback iteration | |
US9324372B2 (en) | Systems and methods for local iteration randomization in a data decoder | |
US20160226526A1 (en) | Systems and Methods for Soft Data Based Cross Codeword Error Correction |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: LSI CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LI, SHU;ZHANG, FAN;XIAO, JUN;REEL/FRAME:030830/0568 Effective date: 20130718 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:LSI CORPORATION;AGERE SYSTEMS LLC;REEL/FRAME:032856/0031 Effective date: 20140506 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LSI CORPORATION;REEL/FRAME:035390/0388 Effective date: 20140814 |
|
AS | Assignment |
Owner name: AGERE SYSTEMS LLC, PENNSYLVANIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 Owner name: LSI CORPORATION, CALIFORNIA Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037684/0039 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |