US20150048484A1 - Passivation for Group III-V Semiconductor Devices Having a Plated Metal Layer over an Interlayer Dielectric Layer - Google Patents
Passivation for Group III-V Semiconductor Devices Having a Plated Metal Layer over an Interlayer Dielectric Layer Download PDFInfo
- Publication number
- US20150048484A1 US20150048484A1 US13/965,567 US201313965567A US2015048484A1 US 20150048484 A1 US20150048484 A1 US 20150048484A1 US 201313965567 A US201313965567 A US 201313965567A US 2015048484 A1 US2015048484 A1 US 2015048484A1
- Authority
- US
- United States
- Prior art keywords
- layer
- metal layer
- passivation layer
- semiconductor device
- passivation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/564—Details not otherwise provided for, e.g. protection against moisture
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3192—Multilayer coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02241—III-V semiconductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
- H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- RF devices constructed from Group III-V semiconductor materials, such as GaAs or GaAs alloys, are commonly employed in wireless communication systems. Such RF devices may include RF power amplifiers, low noise amplifiers, switches, and other similar integrated circuits. Optimum performance makes it desirable that the resistance of the conductors that connect the circuit elements of the RF devices to bonding pads be as low as possible. This property commonly indicates the use of a thick layer of gold (Au), typically deposited by a plating process, as the material of the conductors.
- Au gold
- Such challenges can be mitigated by the use of a process architecture in which the gold conductors are located on the substantially planar surface of an interlayer dielectric (ILD) layer, and vias extending through the ILD layer provide connections between the gold conductors and one or more layers of metallization of the underlying circuitry.
- the material of the ILD layer is bisbenzocyclobutene (BCB).
- BCB bisbenzocyclobutene
- the ILD layer and the conductors are then covered by a thick passivation layer. This approach undesirably creates large stress mismatches between the ILD layer, the gold conductors, and the passivation layer. Stress mismatches can compromise the hermeticity of the passivation, which can impair the reliability of the semiconductor device when the device is exposed to moisture.
- FIG. 1 is a cross-sectional view showing a portion of an example 10 of a conventional Group III-V semiconductor device having a thick, plated-gold conductor on the surface of an interlayer dielectric layer.
- Device 10 includes a substrate 12 of gallium arsenide (GaAs) or a GaAs alloy. Circuit elements 14 (not individually shown) are located in and on substrate 12 .
- a first metal layer 16 covers substrate 12 and is patterned to define conductors (not individually shown) that selectively interconnect the circuit elements.
- the material of first metal layer 16 is typically gold (Au).
- first metal layer 16 additionally includes clad layers of such metals as titanium (Ti) or platinum (Pt) on one or both of its surface facing substrate 12 and its surface remote from substrate 12 .
- An interlayer dielectric (ILD) layer 18 covers the circuit elements and first metal layer 16 to provide a fully or partially planarized surface. Typical materials of ILD layer 18 include BCB, polyimide, and polybenzoxazxole
- a via 22 extends through ILD layer 18 .
- a second metal layer 24 covers ILD layer 118 .
- Second metal layer 24 includes an interconnect 26 that extends through via 22 to first metal layer 16 .
- Second metal layer 24 is additionally patterned to define conductors that extend across the surface of ILD layer 18 .
- the material of second metal layer 24 is typically gold deposited by a plating process.
- a thick passivation layer 30 of dielectric material covers second metal layer 24 and the portions of ILD layer 18 exposed by the patterning of the second metal layer.
- Semiconductor device 10 includes passivation layer 30 to improve its resistance to moisture.
- FIG. 2 is a scanning electron microscope image showing a portion of an example of conventional semiconductor device 10 . The image clearly shows a crack in the passivation layer at the corner between the ILD layer and the side of the conductor defined in the second metal layer.
- FIG. 1 is a cross-sectional view showing a portion of an example of a conventional Group III-V semiconductor device having a thick, plated-gold conductor on the surface of an interlayer dielectric layer.
- FIG. 2 is a scanning electron microscope image showing a portion of an example of the conventional semiconductor device shown in FIG. 1 exhibiting cracks in its passivation layer.
- FIG. 3A is a cross-sectional view showing a small portion of an example of a Group III-V semiconductor device having a thick, plated-gold second metal layer and a passivation layer having stacked regions of alternating stress.
- FIG. 3B is an enlarged cross-sectional view showing the structure of the passivation layer of the semiconductor device shown in FIG. 3A .
- FIG. 4 is a scanning electron microscope image showing a portion of an example of the semiconductor device shown in FIG. 3A .
- FIGS. 5A and 5B are photomicrographs showing a portion of a conventional semiconductor device and a portion of a semiconductor device similar to that shown in FIG. 3A , respectively, after immersion in a potassium iodide-iodine (KI-I 2 ) solution.
- KI-I 2 potassium iodide-iodine
- FIGS. 6A and 6B are photomicrographs showing a portion of a conventional semiconductor device and a portion of a semiconductor device similar to that shown in FIG. 3A , respectively, after a 1000-hour THBL stress test.
- FIG. 7 is a cross-sectional view showing a small portion of an example of a Group III-V semiconductor device having a thick, plated-gold second metal layer, a first passivation layer, and a second passivation layer having stacked regions of alternating stress.
- FIG. 8 is a scanning electron microscope image showing a portion of an example of the semiconductor device shown in FIG. 7 .
- FIGS. 9A-9J are cross-sectional views showing an example of the fabrication the semiconductor device shown in FIG. 7 .
- FIG. 10 is a flowchart showing an example of a method that can be used to fabricate the semiconductor device shown in FIG. 3A .
- FIG. 11 is a flowchart showing an example of a method that can be used to fabricate the semiconductor device shown in FIG. 7 .
- the inventors have identified two main factors that cause cracks to form in the passivation layer of the conventional device described above with reference to FIG. 1 .
- the relatively poor geometry of the corners 32 and a tendency for a physical deposition seam to form in the passivation layer at the corners weaken the mechanical integrity of the passivation layer. These factors increase the likelihood that cracks will form at the corners and impair the reliability of the semiconductor device when the device is exposed to moisture.
- the physical origin of the stress formation in the passivation layer is a difference in coefficient of thermal expansion between second metal layer 24 and passivation layer 30 .
- Deposition of second metal layer 24 subjects the second metal layer to an initial stress.
- the initial stress of the second metal layer is relatively unimportant, because the second metal layer rapidly self-anneals when the passivation layer is deposited at an elevated temperature.
- the device is heated to an elevated temperature to anneal the passivation layer.
- the device cooling after the annealing process subjects second metal layer 24 to tensile strain proportional to the product of the coefficient of thermal expansion of the material of the second metal layer and the difference between the annealing temperature and room temperature.
- the tensile stress to which second metal layer 24 is subject is in a range from 100 to 240 MPa.
- Development of tensile stress in second metal layer 24 is inherent, because passivation layer 30 must be annealed at an elevated temperature. Lower anneal temperatures result in less initial stress. However, reducing the anneal temperature too low results in opposite stress problems later during the thermal cycles that occur during die attach.
- a semiconductor device that includes a Group III-V semiconductor substrate, circuit elements fabricated in and on the substrate, a first metal layer over the substrate, the first metal layer patterned to selectively interconnect the circuit elements, and a planarizing interlayer dielectric layer over the first metal layer and the circuit elements.
- the interlayer dielectric layer defines a via that extends through the interlayer dielectric layer to the first metal layer.
- the semiconductor device additionally includes a second metal layer over the interlayer dielectric layer, and a passivation layer.
- the second metal layer is greater in thickness than the first metal layer, and includes an interconnect that extends through the via into contact with the first metal layer.
- the second metal layer is patterned to define at least one conductor.
- the passivation layer covers the second metal layer and the interlayer dielectric layer, and includes stacked regions of dielectric material. Ones of the regions under tensile stress alternate with ones of the regions under compressive stress, such that the passivation layer is subject to net compressive stress.
- a semiconductor device that includes a Group III-V semiconductor substrate, circuit elements fabricated in and on the substrate, a first metal layer over the substrate, the first metal layer patterned to selectively interconnect the circuit elements, a planarizing interlayer dielectric layer over the first metal layer and the circuit elements, and a first passivation layer over the interlayer dielectric layer.
- the first passivation layer and the interlayer dielectric layer define a via that extends through them to the first metal layer.
- the semiconductor device additionally includes a second metal layer over the interlayer dielectric layer, and a second passivation layer.
- the second metal layer is greater in thickness than the first metal layer, and includes an interconnect that extends through the via into contact with the first metal layer.
- the second metal layer is patterned to define at least one conductor.
- the second passivation layer covers the second metal layer and the first passivation layer, and includes stacked thin regions of dielectric material. Ones of the regions under tensile stress alternate with ones of the regions under compressive stress, such that the second passivation layer is subject to net compressive stress.
- Also disclosed herein is a method of making a semiconductor device.
- a Group III-V semiconductor substrate, circuit elements in and on the substrate, a first metal layer over the substrate, the first metal layer patterned to define conductors that selectively interconnect the circuit elements, and a planarizing interlayer dielectric layer over the first metal layer and the circuit elements are provided.
- a via is formed extending through the interlayer dielectric layer to the first metal layer.
- a second metal layer, greater in thickness than the first metal layer, is deposited over the interlayer dielectric layer to form an interconnect extending through the via into contact with the first metal layer.
- the second metal layer is patterned to define at least one conductor.
- Stacked regions of dielectric material are deposited over the second metal layer and the interlayer dielectric layer to form a passivation layer subject to net compressive stress.
- dielectric material of the passivation layer is deposited deposition conditions are alternately changed to subject alternate ones of the regions to tensile stress and compressive stress, respectively.
- the passivation layer is a second passivation layer
- the method additionally includes depositing a first passivation layer on the interlayer dielectric layer.
- Forming the via includes forming the via additionally extending through the first passivation layer.
- Depositing the second metal layer includes depositing the second metal layer on the first passivation layer, and depositing stacked regions includes depositing the stacked regions over the second metal layer and the first passivation layer.
- FIG. 3A is a cross-sectional view showing a small portion of an example 100 of a Group III-V semiconductor device having a thick, plated-gold second metal layer on the surface of an interlayer dielectric layer, and a passivation layer having stacked regions of dielectric material in which regions under tensile stress alternate with regions under compressive stress to subject the passivation layer to overall compressive stress.
- Semiconductor device 100 includes a substrate 112 .
- substrate 112 Typical materials of substrate 112 include gallium arsenide (GaAs), a GaAs alloy, or another Group III-V semiconductor.
- Circuit elements 114 (not individually shown), such as field effect transistors (HEMTs, pHEMTs, MESFETs, JFETs), heterojunction bipolar transistors (HBTs), combinations thereof (BiFETs), and integrated passive devices, such as resistors, capacitors, inductors, ESI) diodes, etc., are located in and on substrate 112 .
- a first metal layer 116 covers circuit elements 114 and is patterned to define conductors (not individually shown) that selectively interconnect the circuit elements.
- first metal layer 116 is typically gold (Au).
- first metal layer 116 additionally includes clad layers of such metals as titanium (Ti) or platinum (Pt) on one or both of its surface facing substrate 112 and its surface remote from substrate 112 .
- semiconductor device 100 has more than one first metal layer.
- ILD layer 118 covers circuit elements 114 and first metal layer 116 to provide a fully or partially planarized surface.
- ILD layer 118 is a layer of a polymer. Typical materials of ILD layer 118 include bisbenzocyclobutene (BCB), polyimide, and polybenzoxazole (PBO).
- a via 122 extends through ILD layer 118 .
- Via 122 is representative of a number of vias (not shown) that extend through ILD layer 118 to various points on first metal layer 116 .
- a second metal layer 124 covers ILD layer 118 .
- Second metal layer 124 includes an interconnect 126 that extends through via 122 to first metal layer 116 .
- Interconnect 126 is representative of a number of interconnects (not shown) that extend through respective vias (not shown) defined in ILD layer 118 to connect various points on the second metal layer to corresponding points on first metal layer 116 .
- Second metal layer 124 is additionally patterned to define conductors that extend laterally across the surface of ILD layer 118 .
- An exemplary conductor is shown at 128 . Reference numeral 128 will additionally be used to refer to the conductors individually or collectively.
- Second metal layer 124 typically includes a thin, patterned seed layer (shown at 180 in FIG. 9E ) in contact with ILD layer 118 , and a thick layer of gold deposited on the seed layer by an electro-plating or an electro-less plating process. Second metal layer 124 is thicker than first metal layer 116 . In an example, the thickness of second metal layer 124 is greater than 1.5 ⁇ m, and is at least 1.3 times that of first metal layer 116 .
- Second metal layer 124 includes an annular portion 140 around the opening of via 122 .
- Annular portion 140 extends laterally over ILD layer 118 by a distance typically greater than 150 nm. In an example, the thickness of second metal layer 124 is greater than 1.5 ⁇ m, and is typically 2 to 5 ⁇ m.
- Annular portion 140 has an enclosure of at least 100 nm and as much as 500 nm around via 122 .
- Annular portion 140 contacts ILD layer 118 around the opening of via 122 to form a seal 142 that encloses the via.
- seal 142 provides an additional barrier that prevents external contaminants from traveling through the via to first metal layer 116 and circuit elements 114 .
- a passivation layer 130 covers second metal layer 124 and the portions of ILD layer 118 exposed by the patterning of the second metal layer.
- Passivation layer 130 is a layer of plasma-deposited dielectric material.
- the material of passivation layer 130 is Si 3 N 4 .
- Other materials that may be used include silicon dioxide (SiO 2 ) and silicon oxynitride (SiO x N y ) may also be used.
- the overall thickness of passivation layer 130 is typically in a range from 0.5-3.0 ⁇ m.
- FIG. 3B is an enlarged cross-sectional view showing the structure of passivation layer 130 .
- Passivation layer 130 is composed of stacked regions 160 of dielectric material. Two adjacent regions 160 will be said to constitute a region pair.
- the example of passivation layer 130 shown has four region pairs 162 , 164 , 166 , 168 .
- Other examples of passivation layer 130 have more or fewer region pairs than the number shown in FIG. 3B , although fewer region pairs can increase the risk of decreased hermeticity.
- Region pairs 162 , 164 , 166 , 168 are stacked so that region pair 162 contacts ILD layer 118 and second metal layer 124 , region pair 164 covers region pair 162 , region pair 166 covers region pair 164 , and region pair 168 covers region pair 166 .
- Each of the region pairs 162 , 164 , 166 , 168 is composed of a respective region 170 , closer to substrate 112 , and a respective region 172 , further from substrate 112 , stacked on region 170 .
- the structure shown in FIG. 3B extends across the entire width of passivation layer 130 , including the portions of the passivation layer that cover the sides of conductor 128 that extend substantially orthogonally to substrate 112 .
- each region pair 162 , 164 , 166 , 168 the dielectric material of region 170 closer to substrate 112 is subject to tensile stress, and the dielectric material of region 172 , further from substrate 112 , is subject to compressive stress greater than the tensile stress to which region 170 is subject.
- region 170 will be referred to herein as a tensile region 170
- region 172 will be referred to herein as a compressive region 172 .
- compressive region 172 is closer to substrate 112 than tensile region 170 .
- the thickness of the respective tensile region 170 is less than that of the respective compressive region 172 .
- passivation layer 130 is subject to an overall compressive stress of a magnitude similar to that which compensates for the tensile stress to which conductor 128 is subject.
- the overall compressive stress to which passivation layer 130 is subject compensates for the tensile stress to which conductor 128 is subject.
- the overall compressive stress to which passivation layer 130 is subject is greater than ⁇ 150 megapascals (MPa), as the passivation layer is deposited.
- FIG. 4 is a scanning electron microscope image showing a portion of an example of semiconductor device 100 that includes the corner 132 between ILD layer 118 and the side of conductor 128 .
- the SEM image shows this region to be free of cracks. Additionally, the SEM image shows the alternating multilayer structure of passivation layer 130 .
- Passivation layer 130 composed of stacked regions of dielectric material in which compressive regions subject to compressive stress alternate with tensile regions subject to tensile stress significantly reduces the likelihood of device failure due to a loss of hermeticity caused by cracks forming in the passivation layer.
- the stacked regions allow point defects that may be present in any individual region to be encapsulated by the dielectric material of one or more of the subsequently-deposited regions. This makes the passivation layer as a whole less susceptible to pinhole-type defects.
- passivation layer 130 composed of stacked regions of dielectric material in which compressive regions alternate with tensile regions produces superior coverage in the corners 132 between ILD layer 118 and the sides of conductor 128 , and substantially reduces the formation of a deposition seam at corners 132 . Reducing or eliminating the above-described deposition seam at corners 132 leads to a significant increase in the mechanical strength of passivation layer 130 .
- FIG. 5A is a photomicrograph showing a portion of an example of conventional semiconductor device 10 using conventional, homogeneous passivation layer 30 after the semiconductor device was immersed in a potassium iodide-iodine (KI-I 2 ) solution for 60 minutes.
- the KI-I 2 solution is an etchant for gold.
- the photomicrograph clearly shows the effects of penetration of the etch solution due to a lack of hermeticity.
- FIG. 5B is a photomicrograph showing a portion of an example of semiconductor device 100 as disclosed herein and having a multi-region passivation layer 130 after the semiconductor device was immersed in the KI-I 2 solution for 60 minutes.
- the photomicrograph shows no evidence of the effects of penetration of the etch solution, indicating that multi-region passivation layer 130 provides substantially better hermeticity than a conventional, homogeneous passivation layer.
- FIGS. 6A and 6B show the effects of subjecting fully processed electrical devices to temperature/humidity bias life (THBL) environmental stress.
- FIG. 6A shows an example of a semiconductor device having a conventional passivation layer, such as that described above with reference to FIG. 1 .
- FIG. 6B shows an example of a semiconductor device is similar to semiconductor device 100 described above with reference to FIGS. 3A and 3B .
- the conventional semiconductor device shown in FIG. 6A shows show gross moisture penetration, dielectric delamination, and gross short formation.
- the semiconductor device shown in FIG. 6B shows substantially no evidence of THBL degradation with stress times of up to 1000 hrs.
- the adhesion of second metal layer 124 (and especially that of conductor 128 ) to ILD layer 118 depends on the consistency of the surface of ILD layer 118 on which the second metal layer is deposited.
- the surface of the ILD layer becomes exposed to the etchant, which disrupts the surface of the ILD layer. The disruption of the surface of the ILD layer results in sub-optimal adhesion of second metal layer 124 .
- FIG. 7 is a cross-sectional view showing a small portion of an example 200 of a Group III-V semiconductor device having a thick, plated-gold second metal layer, a first passivation layer between the ILD layer and the second metal layer, and a second passivation layer having stacked regions of dielectric material in which regions under tensile stress alternate with regions under compressive stress to subject the second passivation layer to overall compressive stress.
- the second metal layer adheres more reliably to the first passivation layer than to the interlayer dielectric layer.
- Semiconductor device 200 includes substrate 112 of gallium arsenide (GaAs), a GaAs alloy, or another Group III-V semiconductor.
- Circuit elements 114 such as field effect transistors (HEMTs, pHEMTs, MESFETs), heterojunction bipolar transistors (HBTs), combinations thereof (BiFET's), and integrated passive devices, such as resistors, capacitors, inductors, ESD diodes, etc., are located in and on substrate 112 .
- a first metal layer 116 covers circuit elements 114 and is patterned to define conductors (not individually shown) that selectively interconnect the circuit elements.
- the material of the first metal layer 116 is typically gold (Au).
- first metal layer 116 additionally includes clad layers of such metals as titanium (Ti) or platinum (Pt) on one or both of its surface facing substrate 112 and its surface remote from substrate 112 .
- semiconductor device 200 has more than one first metal layer.
- Interlayer dielectric (ILD) layer 118 covers circuit elements 114 and first metal layer 116 to provide a fully or partially planarized surface.
- ILD layer 118 is a layer of a polymer. Typical materials of ILD layer 118 include bisbenzocyclobutene (BCB), polyimide, and polybenzoxazole (PBO).
- a first passivation layer 120 covers ILD layer 118 .
- First passivation layer 120 is a layer of a dielectric material.
- the material of first passivation layer 120 is silicon nitride (Si 3 N 4 ).
- Other materials that may be used include silica dioxide (SiO 2 ) and silicon oxynitride (SiO x N y ).
- the overall thickness of first passivation layer 120 is typically greater than 0.1 ⁇ m in the finished device, and is substantially greater than 0.1 ⁇ m when the first passivation layer is initially deposited.
- Via 122 extends through first passivation layer 120 and ILD layer 118 .
- Via 122 (?) is representative of a number of vias (not shown) that extend through ILD layer 118 to various points on first metal layer 116 .
- Second metal layer 124 covers first passivation layer 120 .
- Second metal layer 124 includes an interconnect 126 that extends through via 122 to first metal layer 116 .
- Interconnect 126 is representative of a number of interconnects (not shown) that extend through respective vias (not shown) defined in first passivation layer 120 and ILD layer 118 to connect various points on the second metal layer to corresponding points on first metal layer 116 .
- Second metal layer 124 is additionally patterned to define conductors that extend laterally across the surface of first passivation layer 120 .
- An exemplary conductor is shown at 128 , and reference numeral 128 will additionally be used to refer to the conductors individually or collectively.
- Second metal layer 124 typically includes a thin, patterned seed layer (shown at 180 in FIG. 9E ) on first passivation layer 120 , and a thick layer of gold deposited on the seed layer by an electro-plating or an electro-less plating process. Second metal layer 124 is thicker than first metal layer 116 . In an example, the thickness of second metal layer 124 is greater than 1.5 ⁇ m, and is at least 1.3 times that of first metal layer 116 . In an example, the thickness of the second metal layer 124 is greater than 1.5 ⁇ m, and is typically between 2 to 5 ⁇ m.
- conductor 128 includes an annular portion 140 around the opening of via 122 .
- Annular portion 140 extends laterally over first passivation layer 120 by a distance typically greater than 100-500 nm.
- Annular portion 140 contacts first passivation layer 120 around the opening of via 122 forms a seal 144 that encloses the via.
- seal 144 provides an additional barrier that prevents moisture from traveling through the via to first metal layer 116 and circuit elements 114 .
- seal 144 formed by second metal layer 124 contacting first passivation layer 120 is more reliable and durable than seal 142 in semiconductor device 100 described above with reference to FIG. 3A .
- Seal 142 is formed by second metal layer 124 contacting ILD layer 118 .
- adhesion between conductor 128 and first passivation layer 120 is greater than that between conductor 128 and ILD layer 118 in semiconductor device 100 described above with reference to FIG. 3A .
- passivation layer 130 is referred to as a second passivation layer 130 to distinguish multi-region passivation layer 130 from first passivation layer 120 .
- Second passivation layer 130 covers second metal layer 124 and the portions of first passivation layer 120 exposed by the patterning of the second metal layer.
- Second passivation layer 130 is a layer of dielectric material.
- the material of second passivation layer 130 is silicon nitride (Si 3 N 4 ).
- Other materials that may be used include silicon dioxide (SiO 2 ) and silicon oxynitride (SiO x N y ).
- the overall thickness of second passivation layer 130 is typically in a range from 0.5-3.0 ⁇ m.
- Second passivation layer 130 includes stacked regions of dielectric material in which regions under tensile stress alternate with regions under compressive stress to subject the second passivation layer to overall compressive stress.
- the structure of second passivation layer 130 is described in more detail above with reference to FIG. 3B .
- second passivation layer 130 bonds to first passivation layer 120 more effectively than passivation layer 130 bonds to ILD layer 118 in semiconductor device 100 described above with reference to FIG. 3A .
- FIG. 8 is a scanning electron microscope image showing a portion of an example of semiconductor device 200 .
- the SEM image shows an absence of cracks notwithstanding the shop contour changes resulting from the presence of conductor 128 on the surface of second passivation layer 120 . Additionally, the SEM image shows the alternating multilayer structure of second passivation layer 130 .
- tested samples of a semiconductor device similar to semiconductor device 200 exhibited a resistance similar to that of semiconductor device 100 to immersion for 60 minutes in a KI-I 2 solution, as described above with reference to FIGS. 5A and 5B , and to a 1000-hour THBL stress test, as described above with reference to FIGS. 6A and 6B .
- samples of semiconductor device 200 exposed for 96 hours in an autoclave to a temperature of 121° C. and 100% relative humidity exhibited no failures
- samples of semiconductor device 10 having a conventional homogeneous passivation layer, as described above with reference to FIG. 1 exhibited a 100% failure rate under the same high temperature, high humidity conditions.
- FIGS. 9A-9J A process that can be used to fabricate semiconductor device 200 will now be described with reference to the cross-sectional views shown in FIGS. 9A-9J .
- FIG. 9A shows a portion of a wafer of which the substrate 112 of semiconductor device 200 constitutes part.
- the process to be described fabricates many instances of semiconductor device 200 on the wafer. At the end of the process, the wafer is singulated into individual semiconductor devices 200 .
- Circuit elements 114 (not individually shown) are fabricated in and on the substrate 112 . Examples of circuit elements 114 include field effect transistors (HEMTs, pHEMTs, MESFETs, JFETs), heterojunction bipolar transistors (HBTs), combinations thereof (BiFETs), and integrated passive devices, such as resistors, capacitors, inductors, ESD diodes, etc. Fabrication of circuit elements 114 is conventional and will not be described.
- First metal layer 116 is deposited over circuit elements 114 and is patterned to define conductors (not individually shown) that selectively interconnect the circuit elements.
- the material of first metal layer 116 is typically gold (Au).
- first metal layer 116 additionally includes clad layers of such metals as titanium (Ti) or platinum (Pt) on one or both of its surface facing substrate 112 and its surface remote from substrate 112 . Deposition and patterning of first metal layer 116 is conventional and will not be described.
- interlayer dielectric (ILD) layer 118 is spun onto the wafer of which substrate 112 constitutes part.
- the thickness of ILD layer 118 is sufficient to provide the ILD layer with a substantially planar surface, notwithstanding contouring of the surface of substrate 112 and first metal layer 116 .
- Typical materials of ILD layer 118 include polymers, such as bisbenzocyclobutene (BCB), polyimide, and polybenzoxazoie (PBO).
- first passivation layer 120 is deposited on the surface of ILD layer 118 .
- First passivation layer 120 is a layer of plasma-deposited dielectric material deposited by plasma-enhanced chemical vapor deposition (PECVD) or another suitable process. Precursors and deposition conditions suitable for depositing first passivation layer 120 are known. Since the anisotropic etch process used to form via 122 typically reduces the thickness of first passivation layer 120 , first passivation layer 120 is deposited with a thickness typically greater than thickness of the first passivation layer in the finished device.
- the material of first passivation layer 120 is silicon nitride (Si 3 N 4 ). Other materials that may be used include silica dioxide (SiO 2 ) and silicon oxynitride (SiO x N y ).
- a mask (not shown) is deposited on the surface of first passivation layer 120 and is patterned to define the lateral shape and size of via 122 (and other vias in addition).
- the wafer of which substrate 112 constitutes part is then subject to an anisotropic etch process such as a reactive ion etching (RIE) that forms via 122 (and other vias in addition) extending through first passivation layer 120 and ILD layer 118 to first metal layer 116 .
- RIE reactive ion etching
- the anisotropic etch process reduces the thickness of the mask until the surface of first passivation layer 120 is exposed.
- via 122 has lateral dimensions (dimensions in directions parallel to the surface of first passivation layer 120 ) ranging from about 1 ⁇ m to about 5 ⁇ m, and an aspect ratio (depth/lateral dimensions ratio) ranging from about 0.5 to about 4.0.
- second metal layer 124 includes a seed layer 180 and a plated layer 184 ( FIG. 9G ).
- Seed layer 180 is deposited typically by sputtering. Seed layer 180 is conformal and covers the surface of first passivation layer 120 , the sides of via 122 and the portions of first metal layer 116 exposed by via 122 .
- seed layer 180 includes a titanium-tungsten (TiW) alloy adhesion layer (not shown) covered by a gold (Au) conduction layer (not shown).
- the material of the adhesion layer is titanium.
- Seed layer 180 includes an annular portion 182 around via 122 . The width of annular portion 182 is typically between 100 nm and 500 nm. Annular portion 182 contacts first passivation layer 120 to form seal 144 around the opening of via 122 .
- a layer of photoresist is spun on to the wafer of which substrate 112 constitutes part and is photolithographically patterned to form a mask 190 that defines the patterning of second metal layer 124 ( FIG. 9G ).
- Mask 190 is set back around via 122 to expose the annular portion 182 of seed layer 180 .
- the wafer of which substrate 112 constitutes part is then immersed in an electro-plating bath to deposit the plated layer 184 of second metal layer 124 on the portions of seed layer 180 exposed by mask 190 .
- second metal layer 124 fills via 122 to form interconnect 126 , and additionally forms thick conductors 128 extending across the surface of first passivation layer 120 .
- the plated layer 184 of second metal layer 124 includes an annular portion deposited on the annular portion 182 ( FIG. 9F ) of seed layer 180 .
- annular portion of seed layer 180 and the annular portion of plated layer 184 collectively constitute the annular portion 140 of second metal layer 124 .
- Annular portion 140 has lateral dimensions that exceed those of via 122 such that annular portion 140 extends laterally over first passivation layer 120 by a distance typically greater than 100 nm.
- the material of the plated layer 184 of second metal layer 124 is typically gold, and the second metal layer typically has an overall thickness greater than 1.5 ⁇ m.
- mask 190 ( FIG. 9G ) is stripped from the surface of the wafer of which substrate 112 constitutes part, and the wafer is then subject to an etch that removes the portions of seed layer 180 not covered by plated layer 184 .
- the etch process electrically isolates from each other the conductors 128 defined by the patterning of second metal layer 124 . Plated layer 184 and the portions of seed layer 180 remaining under the plated layer collectively constitute second metal layer 124 .
- second passivation layer 130 is next deposited on second metal layer 124 and the portions of first passivation layer 120 exposed by the patterning of the second metal layer.
- the material of second passivation layer 130 is silicon nitride (Si 3 N 4 ).
- Other suitable materials include silicon dioxide (SiO 2 ) and silicon oxynitride (SiO x N y ).
- the wafer of which substrate 112 constitutes part is placed in a PECVD deposition chamber (not shown). Initial deposition conditions are established within the deposition chamber that will cause the dielectric material of the second passivation layer 130 to be deposited subject to tensile stress.
- Precursors suitable for forming the plasma-deposited dielectric material of second passivation layer 130 of are fed into the deposition chamber.
- the dielectric material deposited on first passivation layer 120 and second metal layer 124 under the initial deposition conditions forms tensile region 170 .
- the deposition conditions within the deposition chamber are changed to modified deposition conditions that cause the dielectric material of second passivation layer 130 to be deposited subject to compressive stress.
- the dielectric material deposited on tensile region 170 under the modified deposition conditions forms compressive region 172 .
- Deposition with the modified deposition conditions continues until compressive region 172 reaches its design thickness, whereupon the deposition conditions are restored to the initial deposition conditions once more to deposit the dielectric material of second passivation layer 130 subject to tensile stress to form a another tensile region 170 (not shown).
- Tensile region 170 and compressive region 172 range in thickness from about 10 nm to about 300 nm.
- the precursors flow continuously into the PECVD deposition chamber during deposition of second passivation layer 130 , and the deposition conditions within the deposition chamber are changed by changing the level of RF power supplied to the deposition chamber.
- a lower-level of RF power subjects the deposited material to tensile stress, whereas a higher level of RR power subjects the deposited material to compressive stress.
- the flow of the precursors into the deposition chamber may be interrupted after each region has reached its design thickness.
- Other deposition conditions that may be changed to control the stress to which the deposited dielectric material is subject include the chamber pressure, the electrode spacing, and the precursors flowing into the deposition chamber. Changing the precursors flowing into the deposition chamber forms the regions from different dielectric materials, e.g. regions of SiO 2 alternating with regions of Si 3 N 4 . Combinations of the above deposition conditions may be changed.
- a process similar to that described above can be used to fabricate semiconductor device 100 described above with reference to FIG. 3A and FIG. 3B .
- Operations identical to those described above with reference to FIGS. 9A and 9B are performed.
- the operation described above with reference to FIG. 9C is omitted.
- An operation similar to that described above with reference to FIG. 9D is performed, but via 122 is etched through ILD layer 118 only.
- An operation similar to that described above with reference to FIG. 9E is performed, but seed layer 180 is deposited on the surface of ILD layer 118 .
- the portion of seed layer 180 constituting annular portion 182 contacts ILD layer 118 to form seal 142 .
- Operations identical to those described above with reference to FIG. 9F-9J are performed to complete the formation of second metal layer 124 .
- Operations identical to those described above with reference to FIGS. 9I and 9J are performed to form passivation layer 130 , and thus complete fabrication of the device shown in FIG. 3A .
- FIG. 10 is a flowchart showing an example 300 of method of making a semiconductor device.
- a substrate is provided.
- the substrate includes circuit elements, a patterned first metal layer and an interlayer dielectric layer.
- a second metal layer is the posited over the interlayer dielectric layer to form an interconnect extending through the via into contact with the first metal layer.
- the second metal layer is patterned to define at least one conductor.
- stacked regions of dielectric material are deposited over the second metal layer and the interlayer dielectric layer to form a passivation layer subject to net compressive stress. Depositing the stacked regions of dielectric material includes alternately changing deposition conditions to subject alternate ones of the regions to tensile stress and compressive stress, respectively.
- FIG. 11 is a flowchart showing an example 350 of a method of making a semiconductor device.
- a substrate is provided.
- the substrate includes circuit elements, a patterned first metal layer and an interlayer dielectric layer.
- a first passivation layer is deposited over the interlayer dielectric layer.
- a via is formed through the first passivation layer and the interlayer dielectric layer to the first metal layer.
- a second metal layer is deposited over the first passivation layer to form an interconnect extending through the via into contact with the first metal layer.
- the second metal layer is patterned to define at least one conductor.
- stacked regions of dielectric material are deposited over the second metal layer and the first passivation layer to form a passivation layer subject to net compressive stress.
- Depositing the stacked regions of dielectric material includes alternately changing deposition conditions to subject alternate ones of the regions to tensile stress and compressive stress, respectively.
- the deposition conditions are alternately changed as described above with reference to block 318 of method 300 and to block 370 of method 350 .
- Other deposition conditions that may be changed include temperature, and the precursors used to form the dielectric material of the passivation layer or second passivation layer.
- the second metal layer is patterned in stages. For example, in the fabrication method described above with reference to FIGS. 9A-9J , the seed layer of the second metal layer is deposited, the plated layer of the second metal layer is patterned as it is deposited on the seed layer, and seed layer is then patterned.
Abstract
Description
- RF devices constructed from Group III-V semiconductor materials, such as GaAs or GaAs alloys, are commonly employed in wireless communication systems. Such RF devices may include RF power amplifiers, low noise amplifiers, switches, and other similar integrated circuits. Optimum performance makes it desirable that the resistance of the conductors that connect the circuit elements of the RF devices to bonding pads be as low as possible. This property commonly indicates the use of a thick layer of gold (Au), typically deposited by a plating process, as the material of the conductors. The combination of relatively challenging base device transistor vertical dimensions plus relatively small lateral dimensions leads to manufacturing challenges. Such challenges can be mitigated by the use of a process architecture in which the gold conductors are located on the substantially planar surface of an interlayer dielectric (ILD) layer, and vias extending through the ILD layer provide connections between the gold conductors and one or more layers of metallization of the underlying circuitry. In an example, the material of the ILD layer is bisbenzocyclobutene (BCB). The ILD layer and the conductors are then covered by a thick passivation layer. This approach undesirably creates large stress mismatches between the ILD layer, the gold conductors, and the passivation layer. Stress mismatches can compromise the hermeticity of the passivation, which can impair the reliability of the semiconductor device when the device is exposed to moisture.
-
FIG. 1 is a cross-sectional view showing a portion of an example 10 of a conventional Group III-V semiconductor device having a thick, plated-gold conductor on the surface of an interlayer dielectric layer.Device 10 includes asubstrate 12 of gallium arsenide (GaAs) or a GaAs alloy. Circuit elements 14 (not individually shown) are located in and onsubstrate 12. Afirst metal layer 16 coverssubstrate 12 and is patterned to define conductors (not individually shown) that selectively interconnect the circuit elements. The material offirst metal layer 16 is typically gold (Au). In some implementations,first metal layer 16 additionally includes clad layers of such metals as titanium (Ti) or platinum (Pt) on one or both of itssurface facing substrate 12 and its surface remote fromsubstrate 12. An interlayer dielectric (ILD)layer 18 covers the circuit elements andfirst metal layer 16 to provide a fully or partially planarized surface. Typical materials ofILD layer 18 include BCB, polyimide, and polybenzoxazxole (PBO). - A via 22 extends through ILD
layer 18. Asecond metal layer 24 coversILD layer 118.Second metal layer 24 includes aninterconnect 26 that extends through via 22 tofirst metal layer 16.Second metal layer 24 is additionally patterned to define conductors that extend across the surface ofILD layer 18. The material ofsecond metal layer 24 is typically gold deposited by a plating process. Athick passivation layer 30 of dielectric material coverssecond metal layer 24 and the portions ofILD layer 18 exposed by the patterning of the second metal layer.Semiconductor device 10 includespassivation layer 30 to improve its resistance to moisture. - In a conventional semiconductor device having the structure just described,
cracks 34 can form inpassivation layer 30 at thecorners 32 where the passivation layer follows the contour changes resulting from the presence ofconductors 28 of the surface ofILD 18.Cracks 34 result in a loss of hermeticity that undesirably degrades the moisture reliability of the semiconductor device.FIG. 2 is a scanning electron microscope image showing a portion of an example ofconventional semiconductor device 10. The image clearly shows a crack in the passivation layer at the corner between the ILD layer and the side of the conductor defined in the second metal layer. - Accordingly, what is needed is an architecture that allows a Group III-V semiconductor device to use thick plated gold conductors to without compromising the hermeticity of the passivation layer.
-
FIG. 1 is a cross-sectional view showing a portion of an example of a conventional Group III-V semiconductor device having a thick, plated-gold conductor on the surface of an interlayer dielectric layer. -
FIG. 2 is a scanning electron microscope image showing a portion of an example of the conventional semiconductor device shown inFIG. 1 exhibiting cracks in its passivation layer. -
FIG. 3A is a cross-sectional view showing a small portion of an example of a Group III-V semiconductor device having a thick, plated-gold second metal layer and a passivation layer having stacked regions of alternating stress. -
FIG. 3B is an enlarged cross-sectional view showing the structure of the passivation layer of the semiconductor device shown inFIG. 3A . -
FIG. 4 is a scanning electron microscope image showing a portion of an example of the semiconductor device shown inFIG. 3A . -
FIGS. 5A and 5B are photomicrographs showing a portion of a conventional semiconductor device and a portion of a semiconductor device similar to that shown inFIG. 3A , respectively, after immersion in a potassium iodide-iodine (KI-I2) solution. -
FIGS. 6A and 6B are photomicrographs showing a portion of a conventional semiconductor device and a portion of a semiconductor device similar to that shown inFIG. 3A , respectively, after a 1000-hour THBL stress test. -
FIG. 7 is a cross-sectional view showing a small portion of an example of a Group III-V semiconductor device having a thick, plated-gold second metal layer, a first passivation layer, and a second passivation layer having stacked regions of alternating stress. -
FIG. 8 is a scanning electron microscope image showing a portion of an example of the semiconductor device shown inFIG. 7 . -
FIGS. 9A-9J are cross-sectional views showing an example of the fabrication the semiconductor device shown inFIG. 7 . -
FIG. 10 is a flowchart showing an example of a method that can be used to fabricate the semiconductor device shown inFIG. 3A . -
FIG. 11 is a flowchart showing an example of a method that can be used to fabricate the semiconductor device shown inFIG. 7 . - The inventors have identified two main factors that cause cracks to form in the passivation layer of the conventional device described above with reference to
FIG. 1 . First, the large difference among the coefficients of thermal expansion between the materials ofsecond metal layer 24,passivation layer 30, and interlayer dielectric (ILD)layer 18 leads to large stresses in the material of the passivation layer as the passivation layer is deposited. These stresses are particularly severe at thecorners 32 where the passivation layer follows the contour change resulting from the presence ofconductor 28 of the surface ofILD layer 18. Second, the relatively poor geometry of thecorners 32 and a tendency for a physical deposition seam to form in the passivation layer at the corners weaken the mechanical integrity of the passivation layer. These factors increase the likelihood that cracks will form at the corners and impair the reliability of the semiconductor device when the device is exposed to moisture. - The physical origin of the stress formation in the passivation layer is a difference in coefficient of thermal expansion between
second metal layer 24 andpassivation layer 30. Deposition ofsecond metal layer 24 subjects the second metal layer to an initial stress. However, the initial stress of the second metal layer is relatively unimportant, because the second metal layer rapidly self-anneals when the passivation layer is deposited at an elevated temperature. After the dielectric material ofpassivation layer 30 is deposited, the device is heated to an elevated temperature to anneal the passivation layer. The device cooling after the annealing process subjectssecond metal layer 24 to tensile strain proportional to the product of the coefficient of thermal expansion of the material of the second metal layer and the difference between the annealing temperature and room temperature. Typically, the tensile stress to whichsecond metal layer 24 is subject is in a range from 100 to 240 MPa. Development of tensile stress insecond metal layer 24 is inherent, becausepassivation layer 30 must be annealed at an elevated temperature. Lower anneal temperatures result in less initial stress. However, reducing the anneal temperature too low results in opposite stress problems later during the thermal cycles that occur during die attach. - Disclosed herein is a semiconductor device that includes a Group III-V semiconductor substrate, circuit elements fabricated in and on the substrate, a first metal layer over the substrate, the first metal layer patterned to selectively interconnect the circuit elements, and a planarizing interlayer dielectric layer over the first metal layer and the circuit elements. The interlayer dielectric layer defines a via that extends through the interlayer dielectric layer to the first metal layer. The semiconductor device additionally includes a second metal layer over the interlayer dielectric layer, and a passivation layer. The second metal layer is greater in thickness than the first metal layer, and includes an interconnect that extends through the via into contact with the first metal layer. The second metal layer is patterned to define at least one conductor. The passivation layer covers the second metal layer and the interlayer dielectric layer, and includes stacked regions of dielectric material. Ones of the regions under tensile stress alternate with ones of the regions under compressive stress, such that the passivation layer is subject to net compressive stress.
- Also disclosed herein is a semiconductor device that includes a Group III-V semiconductor substrate, circuit elements fabricated in and on the substrate, a first metal layer over the substrate, the first metal layer patterned to selectively interconnect the circuit elements, a planarizing interlayer dielectric layer over the first metal layer and the circuit elements, and a first passivation layer over the interlayer dielectric layer. The first passivation layer and the interlayer dielectric layer define a via that extends through them to the first metal layer. The semiconductor device additionally includes a second metal layer over the interlayer dielectric layer, and a second passivation layer. The second metal layer is greater in thickness than the first metal layer, and includes an interconnect that extends through the via into contact with the first metal layer. The second metal layer is patterned to define at least one conductor. The second passivation layer covers the second metal layer and the first passivation layer, and includes stacked thin regions of dielectric material. Ones of the regions under tensile stress alternate with ones of the regions under compressive stress, such that the second passivation layer is subject to net compressive stress.
- Also disclosed herein is a method of making a semiconductor device. In the method, a Group III-V semiconductor substrate, circuit elements in and on the substrate, a first metal layer over the substrate, the first metal layer patterned to define conductors that selectively interconnect the circuit elements, and a planarizing interlayer dielectric layer over the first metal layer and the circuit elements are provided. A via is formed extending through the interlayer dielectric layer to the first metal layer. A second metal layer, greater in thickness than the first metal layer, is deposited over the interlayer dielectric layer to form an interconnect extending through the via into contact with the first metal layer. The second metal layer is patterned to define at least one conductor. Stacked regions of dielectric material are deposited over the second metal layer and the interlayer dielectric layer to form a passivation layer subject to net compressive stress. As the dielectric material of the passivation layer is deposited deposition conditions are alternately changed to subject alternate ones of the regions to tensile stress and compressive stress, respectively.
- In an embodiment of the above-describe method, the passivation layer is a second passivation layer, and the method additionally includes depositing a first passivation layer on the interlayer dielectric layer. Forming the via includes forming the via additionally extending through the first passivation layer. Depositing the second metal layer includes depositing the second metal layer on the first passivation layer, and depositing stacked regions includes depositing the stacked regions over the second metal layer and the first passivation layer.
-
FIG. 3A is a cross-sectional view showing a small portion of an example 100 of a Group III-V semiconductor device having a thick, plated-gold second metal layer on the surface of an interlayer dielectric layer, and a passivation layer having stacked regions of dielectric material in which regions under tensile stress alternate with regions under compressive stress to subject the passivation layer to overall compressive stress. -
Semiconductor device 100 includes asubstrate 112. Typical materials ofsubstrate 112 include gallium arsenide (GaAs), a GaAs alloy, or another Group III-V semiconductor. Circuit elements 114 (not individually shown), such as field effect transistors (HEMTs, pHEMTs, MESFETs, JFETs), heterojunction bipolar transistors (HBTs), combinations thereof (BiFETs), and integrated passive devices, such as resistors, capacitors, inductors, ESI) diodes, etc., are located in and onsubstrate 112. Afirst metal layer 116 coverscircuit elements 114 and is patterned to define conductors (not individually shown) that selectively interconnect the circuit elements. The material offirst metal layer 116 is typically gold (Au). In some implementations,first metal layer 116 additionally includes clad layers of such metals as titanium (Ti) or platinum (Pt) on one or both of itssurface facing substrate 112 and its surface remote fromsubstrate 112. In some implementations,semiconductor device 100 has more than one first metal layer. - An interlayer dielectric (ILD)
layer 118 coverscircuit elements 114 andfirst metal layer 116 to provide a fully or partially planarized surface.ILD layer 118 is a layer of a polymer. Typical materials ofILD layer 118 include bisbenzocyclobutene (BCB), polyimide, and polybenzoxazole (PBO). - A via 122 extends through
ILD layer 118. Via 122 is representative of a number of vias (not shown) that extend throughILD layer 118 to various points onfirst metal layer 116. Asecond metal layer 124 coversILD layer 118.Second metal layer 124 includes aninterconnect 126 that extends through via 122 tofirst metal layer 116.Interconnect 126 is representative of a number of interconnects (not shown) that extend through respective vias (not shown) defined inILD layer 118 to connect various points on the second metal layer to corresponding points onfirst metal layer 116.Second metal layer 124 is additionally patterned to define conductors that extend laterally across the surface ofILD layer 118. An exemplary conductor is shown at 128.Reference numeral 128 will additionally be used to refer to the conductors individually or collectively. -
Second metal layer 124 typically includes a thin, patterned seed layer (shown at 180 inFIG. 9E ) in contact withILD layer 118, and a thick layer of gold deposited on the seed layer by an electro-plating or an electro-less plating process.Second metal layer 124 is thicker thanfirst metal layer 116. In an example, the thickness ofsecond metal layer 124 is greater than 1.5 μm, and is at least 1.3 times that offirst metal layer 116. -
Second metal layer 124 includes anannular portion 140 around the opening of via 122.Annular portion 140 extends laterally overILD layer 118 by a distance typically greater than 150 nm. In an example, the thickness ofsecond metal layer 124 is greater than 1.5 μm, and is typically 2 to 5 μm.Annular portion 140 has an enclosure of at least 100 nm and as much as 500 nm around via 122.Annular portion 140contacts ILD layer 118 around the opening of via 122 to form aseal 142 that encloses the via. In the event that the hermeticity of passivation layer 130 (described below) is compromised,seal 142 provides an additional barrier that prevents external contaminants from traveling through the via tofirst metal layer 116 andcircuit elements 114. - A
passivation layer 130 coverssecond metal layer 124 and the portions ofILD layer 118 exposed by the patterning of the second metal layer.Passivation layer 130 is a layer of plasma-deposited dielectric material. In an example, the material ofpassivation layer 130 is Si3N4. Other materials that may be used include silicon dioxide (SiO2) and silicon oxynitride (SiOxNy) may also be used. The overall thickness ofpassivation layer 130 is typically in a range from 0.5-3.0 μm. -
FIG. 3B is an enlarged cross-sectional view showing the structure ofpassivation layer 130.Passivation layer 130 is composed ofstacked regions 160 of dielectric material. Twoadjacent regions 160 will be said to constitute a region pair. The example ofpassivation layer 130 shown has four region pairs 162, 164, 166, 168. Other examples ofpassivation layer 130 have more or fewer region pairs than the number shown inFIG. 3B , although fewer region pairs can increase the risk of decreased hermeticity. Region pairs 162, 164, 166, 168 are stacked so that region pair 162contacts ILD layer 118 andsecond metal layer 124,region pair 164 coversregion pair 162,region pair 166 coversregion pair 164, andregion pair 168 coversregion pair 166. Each of the region pairs 162, 164, 166, 168 is composed of arespective region 170, closer tosubstrate 112, and arespective region 172, further fromsubstrate 112, stacked onregion 170. The structure shown inFIG. 3B extends across the entire width ofpassivation layer 130, including the portions of the passivation layer that cover the sides ofconductor 128 that extend substantially orthogonally tosubstrate 112. - In the example shown, in each
region pair region 170 closer tosubstrate 112 is subject to tensile stress, and the dielectric material ofregion 172, further fromsubstrate 112, is subject to compressive stress greater than the tensile stress to whichregion 170 is subject. To distinguish theregions region pair region 170 will be referred to herein as atensile region 170, andregion 172 will be referred to herein as acompressive region 172. In another example, in each region pair,compressive region 172 is closer tosubstrate 112 thantensile region 170. Additionally, in eachregion pair tensile region 170 is less than that of the respectivecompressive region 172. Depending on the respective magnitude of the tensile stress in eachtensile region 170, the respective magnitude of the compressive stress in eachcompressive region 172, the number of region pairs, and the relative thicknesses of thetensile region 170 and thecompressive region 172,passivation layer 130 is subject to an overall compressive stress of a magnitude similar to that which compensates for the tensile stress to whichconductor 128 is subject. The overall compressive stress to whichpassivation layer 130 is subject compensates for the tensile stress to whichconductor 128 is subject. In an example, the overall compressive stress to whichpassivation layer 130 is subject is greater than −150 megapascals (MPa), as the passivation layer is deposited. -
FIG. 4 is a scanning electron microscope image showing a portion of an example ofsemiconductor device 100 that includes thecorner 132 betweenILD layer 118 and the side ofconductor 128. The SEM image shows this region to be free of cracks. Additionally, the SEM image shows the alternating multilayer structure ofpassivation layer 130. -
Passivation layer 130 composed of stacked regions of dielectric material in which compressive regions subject to compressive stress alternate with tensile regions subject to tensile stress significantly reduces the likelihood of device failure due to a loss of hermeticity caused by cracks forming in the passivation layer. The stacked regions allow point defects that may be present in any individual region to be encapsulated by the dielectric material of one or more of the subsequently-deposited regions. This makes the passivation layer as a whole less susceptible to pinhole-type defects. Additionally, compared to a conventional homogeneous passivation layer with a similar overall thickness,passivation layer 130 composed of stacked regions of dielectric material in which compressive regions alternate with tensile regions produces superior coverage in thecorners 132 betweenILD layer 118 and the sides ofconductor 128, and substantially reduces the formation of a deposition seam atcorners 132. Reducing or eliminating the above-described deposition seam atcorners 132 leads to a significant increase in the mechanical strength ofpassivation layer 130. -
FIG. 5A is a photomicrograph showing a portion of an example ofconventional semiconductor device 10 using conventional,homogeneous passivation layer 30 after the semiconductor device was immersed in a potassium iodide-iodine (KI-I2) solution for 60 minutes. The KI-I2 solution is an etchant for gold. The photomicrograph clearly shows the effects of penetration of the etch solution due to a lack of hermeticity.FIG. 5B is a photomicrograph showing a portion of an example ofsemiconductor device 100 as disclosed herein and having amulti-region passivation layer 130 after the semiconductor device was immersed in the KI-I2 solution for 60 minutes. The photomicrograph shows no evidence of the effects of penetration of the etch solution, indicating thatmulti-region passivation layer 130 provides substantially better hermeticity than a conventional, homogeneous passivation layer. - The improvement in hermeticity illustrated in
FIGS. 5A and 5B translates to a substantial improvement in reliability for fully-processed electrical devices.FIGS. 6A and 6B show the effects of subjecting fully processed electrical devices to temperature/humidity bias life (THBL) environmental stress.FIG. 6A shows an example of a semiconductor device having a conventional passivation layer, such as that described above with reference toFIG. 1 .FIG. 6B shows an example of a semiconductor device is similar tosemiconductor device 100 described above with reference toFIGS. 3A and 3B . At as little as several hundred hours of THBL stress, the conventional semiconductor device shown inFIG. 6A shows show gross moisture penetration, dielectric delamination, and gross short formation. The semiconductor device shown inFIG. 6B shows substantially no evidence of THBL degradation with stress times of up to 1000 hrs. - In
semiconductor device 100 described above with reference toFIGS. 3A and 3B , the adhesion of second metal layer 124 (and especially that of conductor 128) toILD layer 118 depends on the consistency of the surface ofILD layer 118 on which the second metal layer is deposited. During the anisotropic etch process used to form via 120 inILD layer 118, the surface of the ILD layer becomes exposed to the etchant, which disrupts the surface of the ILD layer. The disruption of the surface of the ILD layer results in sub-optimal adhesion ofsecond metal layer 124. -
FIG. 7 is a cross-sectional view showing a small portion of an example 200 of a Group III-V semiconductor device having a thick, plated-gold second metal layer, a first passivation layer between the ILD layer and the second metal layer, and a second passivation layer having stacked regions of dielectric material in which regions under tensile stress alternate with regions under compressive stress to subject the second passivation layer to overall compressive stress. The second metal layer adheres more reliably to the first passivation layer than to the interlayer dielectric layer. Elements ofsemiconductor device 200 that correspond to elements ofsemiconductor device 100 described above with reference toFIGS. 3A and 3B are indicated using the same reference numerals, and will not be described again in detail. -
Semiconductor device 200 includessubstrate 112 of gallium arsenide (GaAs), a GaAs alloy, or another Group III-V semiconductor. Circuit elements 114 (not individually shown), such as field effect transistors (HEMTs, pHEMTs, MESFETs), heterojunction bipolar transistors (HBTs), combinations thereof (BiFET's), and integrated passive devices, such as resistors, capacitors, inductors, ESD diodes, etc., are located in and onsubstrate 112. Afirst metal layer 116 coverscircuit elements 114 and is patterned to define conductors (not individually shown) that selectively interconnect the circuit elements. The material of thefirst metal layer 116 is typically gold (Au). In some implementations,first metal layer 116 additionally includes clad layers of such metals as titanium (Ti) or platinum (Pt) on one or both of itssurface facing substrate 112 and its surface remote fromsubstrate 112. In some implementations,semiconductor device 200 has more than one first metal layer. - Interlayer dielectric (ILD)
layer 118 coverscircuit elements 114 andfirst metal layer 116 to provide a fully or partially planarized surface.ILD layer 118 is a layer of a polymer. Typical materials ofILD layer 118 include bisbenzocyclobutene (BCB), polyimide, and polybenzoxazole (PBO). - A
first passivation layer 120 coversILD layer 118.First passivation layer 120 is a layer of a dielectric material. In an example, the material offirst passivation layer 120 is silicon nitride (Si3N4). Other materials that may be used include silica dioxide (SiO2) and silicon oxynitride (SiOxNy). The overall thickness offirst passivation layer 120 is typically greater than 0.1 μm in the finished device, and is substantially greater than 0.1 μm when the first passivation layer is initially deposited. - Via 122 extends through
first passivation layer 120 andILD layer 118. Via 122 (?) is representative of a number of vias (not shown) that extend throughILD layer 118 to various points onfirst metal layer 116.Second metal layer 124 coversfirst passivation layer 120.Second metal layer 124 includes aninterconnect 126 that extends through via 122 tofirst metal layer 116.Interconnect 126 is representative of a number of interconnects (not shown) that extend through respective vias (not shown) defined infirst passivation layer 120 andILD layer 118 to connect various points on the second metal layer to corresponding points onfirst metal layer 116.Second metal layer 124 is additionally patterned to define conductors that extend laterally across the surface offirst passivation layer 120. An exemplary conductor is shown at 128, andreference numeral 128 will additionally be used to refer to the conductors individually or collectively. -
Second metal layer 124 typically includes a thin, patterned seed layer (shown at 180 inFIG. 9E ) onfirst passivation layer 120, and a thick layer of gold deposited on the seed layer by an electro-plating or an electro-less plating process.Second metal layer 124 is thicker thanfirst metal layer 116. In an example, the thickness ofsecond metal layer 124 is greater than 1.5 μm, and is at least 1.3 times that offirst metal layer 116. In an example, the thickness of thesecond metal layer 124 is greater than 1.5 μm, and is typically between 2 to 5 μm. - Where
conductor 128 andinterconnect 126 intersect,conductor 128 includes anannular portion 140 around the opening of via 122.Annular portion 140 extends laterally overfirst passivation layer 120 by a distance typically greater than 100-500 nm.Annular portion 140 contactsfirst passivation layer 120 around the opening of via 122 forms aseal 144 that encloses the via. In the event that the hermeticity ofpassivation layer 130 is compromised,seal 144 provides an additional barrier that prevents moisture from traveling through the via tofirst metal layer 116 andcircuit elements 114. Because of the adhesion ofsecond metal layer 124 tofirst passivation layer 120 is greater than that ofsecond metal layer 124 toILD layer 118, seal 144 formed bysecond metal layer 124 contactingfirst passivation layer 120 is more reliable and durable thanseal 142 insemiconductor device 100 described above with reference toFIG. 3A .Seal 142 is formed bysecond metal layer 124 contactingILD layer 118. Moreover, insemiconductor device 200, adhesion betweenconductor 128 andfirst passivation layer 120 is greater than that betweenconductor 128 andILD layer 118 insemiconductor device 100 described above with reference toFIG. 3A . - In
semiconductor device 200,passivation layer 130 is referred to as asecond passivation layer 130 to distinguishmulti-region passivation layer 130 fromfirst passivation layer 120.Second passivation layer 130 coverssecond metal layer 124 and the portions offirst passivation layer 120 exposed by the patterning of the second metal layer.Second passivation layer 130 is a layer of dielectric material. In an example, the material ofsecond passivation layer 130 is silicon nitride (Si3N4). Other materials that may be used include silicon dioxide (SiO2) and silicon oxynitride (SiOxNy). The overall thickness ofsecond passivation layer 130 is typically in a range from 0.5-3.0 μm.Second passivation layer 130 includes stacked regions of dielectric material in which regions under tensile stress alternate with regions under compressive stress to subject the second passivation layer to overall compressive stress. The structure ofsecond passivation layer 130 is described in more detail above with reference toFIG. 3B . - In
semiconductor device 200,second passivation layer 130 bonds tofirst passivation layer 120 more effectively thanpassivation layer 130 bonds toILD layer 118 insemiconductor device 100 described above with reference toFIG. 3A . -
FIG. 8 is a scanning electron microscope image showing a portion of an example ofsemiconductor device 200. The SEM image shows an absence of cracks notwithstanding the shop contour changes resulting from the presence ofconductor 128 on the surface ofsecond passivation layer 120. Additionally, the SEM image shows the alternating multilayer structure ofsecond passivation layer 130. - Tested samples of a semiconductor device similar to
semiconductor device 200 exhibited a resistance similar to that ofsemiconductor device 100 to immersion for 60 minutes in a KI-I2 solution, as described above with reference toFIGS. 5A and 5B , and to a 1000-hour THBL stress test, as described above with reference toFIGS. 6A and 6B . Moreover, samples ofsemiconductor device 200 exposed for 96 hours in an autoclave to a temperature of 121° C. and 100% relative humidity exhibited no failures, whereas samples ofsemiconductor device 10 having a conventional homogeneous passivation layer, as described above with reference toFIG. 1 , exhibited a 100% failure rate under the same high temperature, high humidity conditions. - A process that can be used to fabricate
semiconductor device 200 will now be described with reference to the cross-sectional views shown inFIGS. 9A-9J . -
FIG. 9A shows a portion of a wafer of which thesubstrate 112 ofsemiconductor device 200 constitutes part. The process to be described fabricates many instances ofsemiconductor device 200 on the wafer. At the end of the process, the wafer is singulated intoindividual semiconductor devices 200. Circuit elements 114 (not individually shown) are fabricated in and on thesubstrate 112. Examples ofcircuit elements 114 include field effect transistors (HEMTs, pHEMTs, MESFETs, JFETs), heterojunction bipolar transistors (HBTs), combinations thereof (BiFETs), and integrated passive devices, such as resistors, capacitors, inductors, ESD diodes, etc. Fabrication ofcircuit elements 114 is conventional and will not be described. -
First metal layer 116 is deposited overcircuit elements 114 and is patterned to define conductors (not individually shown) that selectively interconnect the circuit elements. The material offirst metal layer 116 is typically gold (Au). In some implementations,first metal layer 116 additionally includes clad layers of such metals as titanium (Ti) or platinum (Pt) on one or both of itssurface facing substrate 112 and its surface remote fromsubstrate 112. Deposition and patterning offirst metal layer 116 is conventional and will not be described. - Referring to
FIG. 9B , interlayer dielectric (ILD)layer 118 is spun onto the wafer of whichsubstrate 112 constitutes part. The thickness ofILD layer 118 is sufficient to provide the ILD layer with a substantially planar surface, notwithstanding contouring of the surface ofsubstrate 112 andfirst metal layer 116. Typical materials ofILD layer 118 include polymers, such as bisbenzocyclobutene (BCB), polyimide, and polybenzoxazoie (PBO). - Referring to
FIG. 9C first passivation layer 120 is deposited on the surface ofILD layer 118.First passivation layer 120 is a layer of plasma-deposited dielectric material deposited by plasma-enhanced chemical vapor deposition (PECVD) or another suitable process. Precursors and deposition conditions suitable for depositingfirst passivation layer 120 are known. Since the anisotropic etch process used to form via 122 typically reduces the thickness offirst passivation layer 120,first passivation layer 120 is deposited with a thickness typically greater than thickness of the first passivation layer in the finished device. In an example, the material offirst passivation layer 120 is silicon nitride (Si3N4). Other materials that may be used include silica dioxide (SiO2) and silicon oxynitride (SiOxNy). - Referring to
FIG. 9D , a mask (not shown) is deposited on the surface offirst passivation layer 120 and is patterned to define the lateral shape and size of via 122 (and other vias in addition). The wafer of whichsubstrate 112 constitutes part is then subject to an anisotropic etch process such as a reactive ion etching (RIE) that forms via 122 (and other vias in addition) extending throughfirst passivation layer 120 andILD layer 118 tofirst metal layer 116. As well as forming via 122, the anisotropic etch process reduces the thickness of the mask until the surface offirst passivation layer 120 is exposed. The anisotropic etch process then reduces the thickness of the first passivation layer until, at the end of the anisotropic etch process, the first passivation layer reaches its design thickness. Typically, via 122 has lateral dimensions (dimensions in directions parallel to the surface of first passivation layer 120) ranging from about 1 μm to about 5 μm, and an aspect ratio (depth/lateral dimensions ratio) ranging from about 0.5 to about 4.0. - Referring next to
FIG. 9E , in this example,second metal layer 124 includes aseed layer 180 and a plated layer 184 (FIG. 9G ).Seed layer 180 is deposited typically by sputtering.Seed layer 180 is conformal and covers the surface offirst passivation layer 120, the sides of via 122 and the portions offirst metal layer 116 exposed by via 122. In an example,seed layer 180 includes a titanium-tungsten (TiW) alloy adhesion layer (not shown) covered by a gold (Au) conduction layer (not shown). In another example, the material of the adhesion layer is titanium.Seed layer 180 includes anannular portion 182 around via 122. The width ofannular portion 182 is typically between 100 nm and 500 nm.Annular portion 182 contactsfirst passivation layer 120 to formseal 144 around the opening of via 122. - Referring to
FIG. 9F , a layer of photoresist is spun on to the wafer of whichsubstrate 112 constitutes part and is photolithographically patterned to form amask 190 that defines the patterning of second metal layer 124 (FIG. 9G ).Mask 190 is set back around via 122 to expose theannular portion 182 ofseed layer 180. - Referring to
FIG. 9G , the wafer of whichsubstrate 112 constitutes part is then immersed in an electro-plating bath to deposit the platedlayer 184 ofsecond metal layer 124 on the portions ofseed layer 180 exposed bymask 190. As the plating process continues,second metal layer 124 fills via 122 to forminterconnect 126, and additionally formsthick conductors 128 extending across the surface offirst passivation layer 120. Whereconductor 128 andinterconnect 126 intersect, the platedlayer 184 ofsecond metal layer 124 includes an annular portion deposited on the annular portion 182 (FIG. 9F ) ofseed layer 180. The annular portion ofseed layer 180 and the annular portion of platedlayer 184 collectively constitute theannular portion 140 ofsecond metal layer 124.Annular portion 140 has lateral dimensions that exceed those of via 122 such thatannular portion 140 extends laterally overfirst passivation layer 120 by a distance typically greater than 100 nm. The material of the platedlayer 184 ofsecond metal layer 124 is typically gold, and the second metal layer typically has an overall thickness greater than 1.5 μm. - Referring to
FIG. 9H , once platedlayer 184 reaches its design thickness, mask 190 (FIG. 9G ) is stripped from the surface of the wafer of whichsubstrate 112 constitutes part, and the wafer is then subject to an etch that removes the portions ofseed layer 180 not covered by platedlayer 184. The etch process electrically isolates from each other theconductors 128 defined by the patterning ofsecond metal layer 124. Platedlayer 184 and the portions ofseed layer 180 remaining under the plated layer collectively constitutesecond metal layer 124. - Referring to
FIG. 9I ,second passivation layer 130 is next deposited onsecond metal layer 124 and the portions offirst passivation layer 120 exposed by the patterning of the second metal layer. In an example, the material ofsecond passivation layer 130 is silicon nitride (Si3N4). Other suitable materials include silicon dioxide (SiO2) and silicon oxynitride (SiOxNy). The wafer of whichsubstrate 112 constitutes part is placed in a PECVD deposition chamber (not shown). Initial deposition conditions are established within the deposition chamber that will cause the dielectric material of thesecond passivation layer 130 to be deposited subject to tensile stress. Precursors suitable for forming the plasma-deposited dielectric material ofsecond passivation layer 130 of are fed into the deposition chamber. The dielectric material deposited onfirst passivation layer 120 andsecond metal layer 124 under the initial deposition conditions formstensile region 170. - Referring to
FIG. 9J , aftertensile region 170 has reached its design thickness, the deposition conditions within the deposition chamber are changed to modified deposition conditions that cause the dielectric material ofsecond passivation layer 130 to be deposited subject to compressive stress. The dielectric material deposited ontensile region 170 under the modified deposition conditions formscompressive region 172. Deposition with the modified deposition conditions continues untilcompressive region 172 reaches its design thickness, whereupon the deposition conditions are restored to the initial deposition conditions once more to deposit the dielectric material ofsecond passivation layer 130 subject to tensile stress to form a another tensile region 170 (not shown).Tensile region 170 andcompressive region 172 range in thickness from about 10 nm to about 300 nm. - The operations just described with reference to
FIGS. 9I and 9J are repeated until the number of region pairs, each composed of a respectivetensile region 170 andcompressive region 172, deposited is sufficient to subjectsecond passivation layer 130 to the design level of compressive stress. The finished semiconductor device is shown inFIG. 7 . - In the example just described, the precursors flow continuously into the PECVD deposition chamber during deposition of
second passivation layer 130, and the deposition conditions within the deposition chamber are changed by changing the level of RF power supplied to the deposition chamber. A lower-level of RF power subjects the deposited material to tensile stress, whereas a higher level of RR power subjects the deposited material to compressive stress. Instead of the precursors flowing continuously into the deposition chamber, the flow of the precursors into the deposition chamber may be interrupted after each region has reached its design thickness. Other deposition conditions that may be changed to control the stress to which the deposited dielectric material is subject include the chamber pressure, the electrode spacing, and the precursors flowing into the deposition chamber. Changing the precursors flowing into the deposition chamber forms the regions from different dielectric materials, e.g. regions of SiO2 alternating with regions of Si3N4. Combinations of the above deposition conditions may be changed. - A process similar to that described above can be used to fabricate
semiconductor device 100 described above with reference toFIG. 3A andFIG. 3B . Operations identical to those described above with reference toFIGS. 9A and 9B are performed. The operation described above with reference toFIG. 9C is omitted. An operation similar to that described above with reference toFIG. 9D is performed, but via 122 is etched throughILD layer 118 only. An operation similar to that described above with reference toFIG. 9E is performed, butseed layer 180 is deposited on the surface ofILD layer 118. The portion ofseed layer 180 constitutingannular portion 182contacts ILD layer 118 to formseal 142. Operations identical to those described above with reference toFIG. 9F-9J are performed to complete the formation ofsecond metal layer 124. Operations identical to those described above with reference toFIGS. 9I and 9J are performed to formpassivation layer 130, and thus complete fabrication of the device shown inFIG. 3A . -
FIG. 10 is a flowchart showing an example 300 of method of making a semiconductor device. Inblock 310, a substrate is provided. The substrate includes circuit elements, a patterned first metal layer and an interlayer dielectric layer. Inblock 314, a second metal layer is the posited over the interlayer dielectric layer to form an interconnect extending through the via into contact with the first metal layer. Inblock 316, the second metal layer is patterned to define at least one conductor. Inblock 318, stacked regions of dielectric material are deposited over the second metal layer and the interlayer dielectric layer to form a passivation layer subject to net compressive stress. Depositing the stacked regions of dielectric material includes alternately changing deposition conditions to subject alternate ones of the regions to tensile stress and compressive stress, respectively. -
FIG. 11 is a flowchart showing an example 350 of a method of making a semiconductor device. Inblock 360, a substrate is provided. The substrate includes circuit elements, a patterned first metal layer and an interlayer dielectric layer. Inblock 362, a first passivation layer is deposited over the interlayer dielectric layer. Inblock 364, a via is formed through the first passivation layer and the interlayer dielectric layer to the first metal layer. Inblock 366, a second metal layer is deposited over the first passivation layer to form an interconnect extending through the via into contact with the first metal layer. Inblock 368, the second metal layer is patterned to define at least one conductor. Inblock 370, stacked regions of dielectric material are deposited over the second metal layer and the first passivation layer to form a passivation layer subject to net compressive stress. Depositing the stacked regions of dielectric material includes alternately changing deposition conditions to subject alternate ones of the regions to tensile stress and compressive stress, respectively. - In the fabrication process described above with reference to
FIGS. 9A-9J , the deposition conditions are alternately changed as described above with reference to block 318 ofmethod 300 and to block 370 ofmethod 350. Other deposition conditions that may be changed include temperature, and the precursors used to form the dielectric material of the passivation layer or second passivation layer. - In some embodiments of
methods blocks FIGS. 9A-9J , the seed layer of the second metal layer is deposited, the plated layer of the second metal layer is patterned as it is deposited on the seed layer, and seed layer is then patterned. - This disclosure describes the invention in detail using illustrative embodiments. However, the invention defined by the appended claims is not limited to the precise embodiments described.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/965,567 US8941218B1 (en) | 2013-08-13 | 2013-08-13 | Passivation for group III-V semiconductor devices having a plated metal layer over an interlayer dielectric layer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/965,567 US8941218B1 (en) | 2013-08-13 | 2013-08-13 | Passivation for group III-V semiconductor devices having a plated metal layer over an interlayer dielectric layer |
Publications (2)
Publication Number | Publication Date |
---|---|
US8941218B1 US8941218B1 (en) | 2015-01-27 |
US20150048484A1 true US20150048484A1 (en) | 2015-02-19 |
Family
ID=52350688
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/965,567 Active US8941218B1 (en) | 2013-08-13 | 2013-08-13 | Passivation for group III-V semiconductor devices having a plated metal layer over an interlayer dielectric layer |
Country Status (1)
Country | Link |
---|---|
US (1) | US8941218B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9881847B2 (en) | 2015-02-17 | 2018-01-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Semiconductor structure having thermal backside core |
JP2018067633A (en) * | 2016-10-19 | 2018-04-26 | 株式会社村田製作所 | Semiconductor device and method of manufacturing the same |
US20210328103A1 (en) * | 2018-08-02 | 2021-10-21 | Osram Oled Gmbh | Semiconductor component with a stress compensation layer and a method for manufacturing a semiconductor component |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170092753A1 (en) * | 2015-09-29 | 2017-03-30 | Infineon Technologies Austria Ag | Water and Ion Barrier for III-V Semiconductor Devices |
US10062630B2 (en) | 2015-12-31 | 2018-08-28 | Infineon Technologies Austria Ag | Water and ion barrier for the periphery of III-V semiconductor dies |
FR3061354B1 (en) * | 2016-12-22 | 2021-06-11 | Commissariat Energie Atomique | COMPONENT REALIZATION PROCESS INCLUDING III-V MATERIALS AND COMPATIBLE SILICON INDUSTRY CONTACTS |
JP6564802B2 (en) * | 2017-03-22 | 2019-08-21 | 株式会社Kokusai Electric | Substrate processing apparatus, semiconductor device manufacturing method, and program |
US11145564B2 (en) * | 2018-06-29 | 2021-10-12 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multi-layer passivation structure and method |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5750419A (en) * | 1997-02-24 | 1998-05-12 | Motorola, Inc. | Process for forming a semiconductor device having a ferroelectric capacitor |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6255671B1 (en) | 1998-01-05 | 2001-07-03 | International Business Machines Corporation | Metal embedded passivation layer structure for microelectronic interconnect formation, customization and repair |
JP2003060036A (en) | 2001-08-08 | 2003-02-28 | Mitsubishi Electric Corp | Semiconductor device and its manufacturing method |
-
2013
- 2013-08-13 US US13/965,567 patent/US8941218B1/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5750419A (en) * | 1997-02-24 | 1998-05-12 | Motorola, Inc. | Process for forming a semiconductor device having a ferroelectric capacitor |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9881847B2 (en) | 2015-02-17 | 2018-01-30 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Semiconductor structure having thermal backside core |
JP2018067633A (en) * | 2016-10-19 | 2018-04-26 | 株式会社村田製作所 | Semiconductor device and method of manufacturing the same |
US20210328103A1 (en) * | 2018-08-02 | 2021-10-21 | Osram Oled Gmbh | Semiconductor component with a stress compensation layer and a method for manufacturing a semiconductor component |
Also Published As
Publication number | Publication date |
---|---|
US8941218B1 (en) | 2015-01-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8941218B1 (en) | Passivation for group III-V semiconductor devices having a plated metal layer over an interlayer dielectric layer | |
US10930580B2 (en) | Semiconductor device and method of manufacture | |
US7608909B2 (en) | Suspended transmission line structures in back end of line processing | |
KR100922704B1 (en) | Semiconductor power device | |
CN103904052A (en) | Capacitor in post-passivation structures and methods of forming the same | |
TW201707141A (en) | Semiconductor device and manufacturing method therefor | |
KR20180136994A (en) | Barrier layer for interconnection in a 3D integrated device | |
KR20200050405A (en) | Method of forming self-aligned via | |
JP2005243689A (en) | Method of manufacturing semiconductor chip and semiconductor device | |
TW200929347A (en) | Semiconductor device and method for fabricating the same | |
US20220208727A1 (en) | Chip bonding alignment structure, chip bonding structure and methods for fabricating the same | |
US20180254239A1 (en) | FORMING METAL CAP LAYER OVER THROUGH-GLASS-VIAS (TGVs) | |
US20230005848A1 (en) | Method of manufacturing a redistribution layer, redistribution layer and integrated circuit including the redistribution layer | |
KR20100055317A (en) | Semiconductor device and method of manufacturing semiconductor device | |
US10658453B2 (en) | Aluminum compatible thin-film resistor (TFR) and manufacturing methods | |
US11887888B2 (en) | Multi-pass plating process with intermediate rinse and dry | |
US20160133572A1 (en) | Methods of forming a protective layer on an insulating layer for protection during formation of conductive structures | |
US9576920B2 (en) | Moisture barrier for semiconductor structures with stress relief | |
US10840185B2 (en) | Semiconductor device with vias having a zinc-second metal-copper composite layer | |
US20110227230A1 (en) | Through-silicon via fabrication with etch stop film | |
US20210028060A1 (en) | Contact fabrication to mitigate undercut | |
CN219513091U (en) | Redistribution layer for integrated circuits and integrated circuit | |
JP2013118216A (en) | Semiconductor device manufacturing method | |
US20220320760A1 (en) | Semiconductor package structure and method for manufacturing the same | |
US20040173803A1 (en) | Interconnect structure having improved stress migration reliability |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:PERKINS, NATHAN;ABROKWAH, JONATHAN;SNYDER, RICKY;AND OTHERS;REEL/FRAME:031006/0980 Effective date: 20130812 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:032851/0001 Effective date: 20140506 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:032851/0001 Effective date: 20140506 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032851-0001);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037689/0001 Effective date: 20160201 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032851-0001);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037689/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047422/0464 Effective date: 20180509 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047422 FRAME: 0464. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:048883/0702 Effective date: 20180905 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |