US20150206599A1 - Low-noise low-distortion signal acquisition circuit and method with reduced area utilization - Google Patents
Low-noise low-distortion signal acquisition circuit and method with reduced area utilization Download PDFInfo
- Publication number
- US20150206599A1 US20150206599A1 US14/260,885 US201414260885A US2015206599A1 US 20150206599 A1 US20150206599 A1 US 20150206599A1 US 201414260885 A US201414260885 A US 201414260885A US 2015206599 A1 US2015206599 A1 US 2015206599A1
- Authority
- US
- United States
- Prior art keywords
- switch
- sample
- coupled
- hold
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title description 7
- 239000003990 capacitor Substances 0.000 claims abstract description 64
- 238000005070 sampling Methods 0.000 abstract description 28
- 238000010586 diagram Methods 0.000 description 10
- 101100188686 Danio rerio opn1sw2 gene Proteins 0.000 description 3
- 102100031414 EF-hand domain-containing protein D1 Human genes 0.000 description 3
- 101150096151 EFHD1 gene Proteins 0.000 description 3
- 101150089053 SWS2 gene Proteins 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 239000000243 solution Substances 0.000 description 3
- 101100444285 Arabidopsis thaliana DYAD gene Proteins 0.000 description 2
- 102100031418 EF-hand domain-containing protein D2 Human genes 0.000 description 2
- 101000802344 Homo sapiens Zinc finger SWIM domain-containing protein 7 Proteins 0.000 description 2
- 101150016929 SWI1 gene Proteins 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 230000008569 process Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 101100242307 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) SWH1 gene Proteins 0.000 description 1
- 108010020053 Staphylococcus warneri lipase 2 Proteins 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000010351 charge transfer process Methods 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000002035 prolonged effect Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000003595 spectral effect Effects 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000003325 tomography Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
- G11C27/02—Sample-and-hold arrangements
- G11C27/024—Sample-and-hold arrangements using a capacitive memory element
- G11C27/026—Sample-and-hold arrangements using a capacitive memory element associated with an amplifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L31/00—Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
- H01L31/02—Details
- H01L31/02002—Arrangements for conducting electric current to or from the device in operations
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/08—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements
- H03F1/083—Modifications of amplifiers to reduce detrimental influences of internal impedances of amplifying elements in transistor amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
- H03F3/08—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/04—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only
- H03F3/08—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light
- H03F3/087—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements with semiconductor devices only controlled by light with IC amplifier blocks
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/45—Differential amplifiers
- H03F3/45071—Differential amplifiers with semiconductor devices only
- H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
- H03F3/45475—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using IC blocks as the active amplifying circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/129—Indexing scheme relating to amplifiers there being a feedback over the complete amplifier
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/156—One or more switches are realised in the feedback circuit of the amplifier stage
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/45—Indexing scheme relating to amplifiers the load of the amplifier being a capacitive element, e.g. CRT
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45444—Indexing scheme relating to differential amplifiers the CMCL comprising a sample and hold circuit
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
- H03F2203/45—Indexing scheme relating to differential amplifiers
- H03F2203/45514—Indexing scheme relating to differential amplifiers the FBC comprising one or more switched capacitors, and being coupled between the LC and the IC
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/1205—Multiplexed conversion systems
- H03M1/121—Interleaved, i.e. using multiple converters or converter parts for one channel
- H03M1/1215—Interleaved, i.e. using multiple converters or converter parts for one channel using time-division multiplexing
Definitions
- the present invention is related to sample and hold circuits and sampling systems including a plurality of sampling channels, each channel including a sample and hold circuit.
- the noise added by the sampler itself assumes the well-known form of kT/C wideband RMS noise; while the resistive and capacitive non-linearities of the switch introduce harmonic distortion, usually as 2 nd and 3 rd harmonic tones, to the input signal.
- harmonic distortion usually as 2 nd and 3 rd harmonic tones
- sampling circuit is employed at the front-end of a multi-channel system such as the ones found in imaging and/or bio-medical machines, which can range from 2 to 256 or more channels, activated simultaneously or in a time-staggered fashion.
- FIG. 1 represents prior art of a sampling channel 100 for the acquisition of the charge signal provided by a photo-diode, which is in turn proportional to the intensity of the light (visible, or UV, or infra-red, or of another region of the electromagnetic spectrum such as X-ray radiation) sensed on a target such as a scintillator or a Photo-Multiplying Tube (PMT).
- the charge from the photodiode 102 is sampled by a switched-capacitor Sample/Hold (S/H) circuit including switches 104 and 106 , capacitor Cs, and operational amplifier 108 configured as a buffer amplifier.
- the photodiode 102 may have some levels of multiplexing between the sensor and the reading electronics.
- a Sample and Hold (S/H) amplifier includes an input node for receiving an input current signal, a non-linear sampling capacitor circuit having an input coupled to the input node, an operational amplifier having a negative input coupled to an output of the non-linear sampling capacitor circuit, a positive input coupled to ground, and an output for providing a sample and hold voltage signal, and a linear capacitor coupled between the negative input and the output of the operational amplifier.
- the non-linear sampling capacitor includes a non-linear capacitor coupled between an intermediate node and ground, a first switch coupled between the input and the intermediate node configured to switch according to a first phase signal, and a second switch coupled between the output and the intermediate node configured to switch according to a second phase signal.
- the sample and hold amplifier can include a third switch in series connection with the linear capacitor, wherein the third switch is configured to switch according to the second phase signal.
- the input current signal can be provided by a photodiode.
- a Sample and Hold circuit includes a plurality of sampling channels, each sampling channel including a sample and hold amplifier having a switched non-linear capacitor and a linear feedback capacitor.
- the sample and hold may further include a plurality of analog to digital converters respectively coupled to an output of each sampling channel, and a FIFO coupled to an output of each of the analog to digital converters.
- the FIFO may be coupled to the analog to digital converters through a multi-bit parallel bus and include a multi-bit parallel bus output.
- the sample and hold circuit may otherwise include a multiplexer having multiple inputs respectively coupled to an output of each sampling channel and an analog to digital converter having an input coupled to an output of the multiplexer.
- the analog to digital converter may further include a multi-bit parallel bus output.
- a sample and hold amplifier includes an operational amplifier having a negative input, a positive input coupled to ground, and an output, a non-linear capacitor having a first terminal, and a second terminal coupled to the negative input of the operational amplifier, a linear capacitor having a first terminal, and a second terminal coupled to the negative input of the operational amplifier, a first switch coupled between the first terminal of the non-linear capacitor and the output of the operational amplifier, a second switch coupled between the first terminal of the non-linear capacitor and ground, a third switch coupled between an input node and the negative input of the operational amplifier, a fourth switch coupled between a first terminal of the linear capacitor and ground, and a fifth switch coupled between a first terminal of the linear capacitor and the output of the operational amplifier.
- the first, third, and fourth switches are configured to switch according to a first phase signal.
- the second and fifth switches are configured to switch according to a second phase signal.
- the input node constitutes a virtual ground useful for the biasing of, and receives an input current signal provided by, a photodiode.
- the sample and hold amplifier further includes a reset switch coupled between the negative input of the operational amplifier and the output of the operational amplifier, wherein the reset switch is configured for receiving a reset signal.
- the sample and hold amplifier may further include a linear load capacitor coupled to the output of the operational amplifier through a switch configured to switch according to the second phase signal.
- FIG. 1 is a schematic diagram of a sample and hold amplifier according to the prior art
- FIG. 2 is a schematic diagram of a first sample and hold amplifier embodiment according to the present invention.
- FIG. 3 is a schematic diagram of an additional circuit detail which may be embedded or used as an alternative to the feedback path configuration in the sample and hold amplifier of FIG. 2 ;
- FIG. 4A is a schematic diagram of a first sample and hold circuit including a plurality of sampling channels according to the present invention
- FIG. 4B is a timing diagram associated with the sample and hold circuit of FIG. 4A ;
- FIG. 5A is a schematic diagram of a second sample and hold circuit including a plurality of sampling channels according to the present invention.
- FIG. 5B is a timing diagram associated with the sample and hold circuit of FIG. 5A ;
- FIG. 6 is a schematic diagram of an additional sample and hold amplifier embodiment according to the present invention.
- a sample and hold amplifier 200 includes a sampling capacitor circuit including a non-linear capacitor Cs, a first switch 204 and a second switch 206 .
- the first switch is switched with a first phase signal
- the second switch is switched with a second phase signal.
- the sampling capacitor circuit is coupled to the negative input of an operational amplifier 208 .
- the positive input of operational amplifier 208 is coupled to ground.
- the output of operational amplifier 208 provides the voltage output signal V SHA .
- the input current is provided by a photodiode 202 , although the input current can also obviously be provided by other sources if desired.
- the signal current i(t) is integrated on a capacitor C S which can be made large to minimize silicon area and kT/C S noise.
- One aspect of the invention therefore takes advantage of this fact, as the circuit in a hold phase ⁇ 2 extracts all the charge q IN (t) from C S and transfers it over a lower-density, linear capacitor C H .
- the capacitor is indicated as linear by way of its symbol, and it is closed in the feedback loop of the operational amplifier 208 ; notice that “stray capacitor”, parasitics-insensitive topologies can be alternatively adopted and are presented e.g. on the classic book by Gregorian and Temes “Analog CMOS Integrated Circuits for Signal Processing”.
- FIG. 3 another practical implementation of the sample and hold amplifier of FIG. 2 requires at least one switch 310 in series with capacitor C H in the feedback loop of the operational amplifier 308 , in lieu e.g. of switch 206 in FIG. 2 .
- the equivalent noise bandwidth of the topology is not 1/(4 ⁇ R sw ⁇ C H ), since the dominant role of the loop is not simply 1/(2 ⁇ R sw ⁇ C H ) but is proportionally lowered by the narrower bandwidth of the operational amplifier.
- the operational amplifier is closed in unity-gain loop and thus its bandwidth in closed-loop equals the GBWP (Gain-BandWidth Product) of the operational amplifier itself:
- the amplifier Since the lower the bandwidth of the closed loop, i.e. the slower the amplifier, the lower the integrated noise and consequently the lower the RMS noise, the amplifier will be designed to settle in a relatively long time; this prevents the trivial application of the virtual ground technique feeding C H , directly to the photodiode. In fact, the current output response of the diode will follow immediately the exposure of the illuminated target to the imager's array of photodiodes, which may be very quick to either save energy for the illumination mechanism (say, a “flash” lamp) or to avoid medical consequences of a prolonged exposure (say, during an X-ray or tomography scanning of a patient).
- the fast acquisition i.e.
- the sampler's front-end including C S allows for capturing the incoming signal; and once the charge is stored, it can be post-processed at slower speed to preserve noise and linearity, within a small-area circuit, thanks to the de-coupling of these requirements as devised by the present invention.
- a staggered parallel operation of the channels can be envisioned, whereby the target of the imager is illuminated for a whole Sample+Hold period, and the image's “pixels” (picture elements) are scanned one by one by a sequential activation of the photodiodes' biases. This of course entails a predefined level of stability of the target image.
- a sample and hold circuit 400 including an image source 402 including a plurality of photodiodes 404 for providing a plurality of input currents.
- Each photodiode 404 is coupled to a plurality of sample and hold channels 406 , each including a sample and hold amplifier as described above according to the present invention.
- the analog output of each sample and hold channel in 406 is coupled to a multiplexer 408 , which is in turn coupled to an ADC 410 having a multi-bit parallel (or serialized) output bus.
- the channel data outputs can be digitized by a fast ADC sequentially, on the fly.
- one new data element is output every T S seconds, avoiding some channels having to sample and hold/process signals faster than others if ADC, DSP or FPGA post-processors treat them sequentially rather than in parallel.
- a simultaneous Sample/Hold phase arrangement can be handled by a FIFO queue (First-In, First-Out) digital synchronization once the signal has been acquired, if every channel is digitized by a local A-to-D converter rather than multiplexed and digitized by a single ADC, as is shown in FIG. 5A .
- a sample and hold circuit 500 according to the present invention is shown including an image source 502 including a plurality of photodiodes 504 for providing a plurality of input currents.
- Each photodiode 504 is coupled to a plurality of sample and hold channels 506 , each including a sample and hold amplifier as described above according to the present invention.
- each sample and hold channel in 506 is respectively coupled to a plurality of ADCs 508 .
- Each ADC 508 includes a multi-bit parallel output bus, all of which are coupled to a FIFO 510 .
- the FIFO 510 also includes a multi-bit parallel output bus.
- the corresponding timing diagram associated with the sample and hold circuit 500 is shown in FIG. 5B .
- FIG. 2 is only representative of the operation principle of the invention and is e.g. subject to stray parasitics capacitors, other implementations exist that are insensitive to such non-idealities.
- the fundamental requirements of capacitor type, size, operational amplifier bandwidth (or loop bandwidth at large) and sampling sequence in the case of a multi-channel implementation as stated in this invention do hold, in order for all the advantages in performance to apply as claimed.
- Sample and Hold amplifier 600 includes a first switch SWS 1 , a second switch SWS 2 , a third switch SWI 1 , a fourth switch SWH 1 , and a fifth switch SWH 2 .
- the first, third, and fourth switches are configured to switch using the first phase signal, ⁇ 1 and the second and fifth switches are configured to switch using the second phase signal, ⁇ 2 , as shown.
- the input current is provided by photodiode 602 .
- a non-linear capacitor C S is coupled between the first and second switches and the negative input of an operational amplifier 604 .
- the third switch is coupled between the photodiode 602 and the negative input of the operational amplifier 604 .
- a linear capacitor C H is coupled between the fourth and fifth switches and the negative input of operational amplifier 604 .
- the positive input of the operational amplifier 604 is coupled to ground.
- the output node (OUT) of the operational amplifier is coupled to a linear or non-linear load capacitor C L through switch SWL 2 which receives the ⁇ 2 signal as shown.
- An optional reset switch SWR is coupled between the negative input and the output of operational amplifier 604 .
- the switch SWR is activated by the RESET signal to establish a proper DC operating point, by configuring the Operational Transconductance Amplifier (OTA) in FIG. 6 in unity gain mode.
- OTA Operational Transconductance Amplifier
- This RESET phase can be activated at the very initial phase of the operation prior to the sample and hold phases described below.
- the RESET phase may also be activated after the sample/hold dual-phase operation has started at an appropriate time in order to re-establish the initial DC operating point, if necessary.
- the photodiode D is connected to the negative input of A 1 (operational amplifier) via switch SWI 1 , injecting the signal current i(t) into node SJ.
- Capacitor C S is connected between SJ at its top plate and the output of A 1 at its bottom plate through switch SWS 1 and integrates i(t) during the ⁇ 1 phase of the non-overlapping clock.
- capacitor C H is connected between node SJ at its top plate and ground at its bottom plate. Since A 1 keeps the voltage at SJ equal to its offset voltage V OS , C H samples the input offset voltage of A 1 during the ⁇ 1 phase.
- the anode terminal of the photodiode D is continuously connected to a negative reference voltage ⁇ VREF. Since its cathode terminal is held at V OS , the voltage bias across the photodiode is kept at a constant voltage ⁇ VREF-V OS during the sample phase, eliminating the dependence of its signal current i(t) on the bias voltage across anode and cathode.
- ⁇ VREF negative reference voltage
- C S had been charged to V OS via switch SWS 2 . Therefore, the charge accumulated on the top plate (which is connected to SJ) during the present sample phase (whose duration is T1) is given by:
- the OTA A 1 is designed such that during ⁇ 1 , the closed loop bandwidth at ⁇ 3 dB of A 1 is given by:
- g m is the transconductance of the input devices of the differential pair inside A 1 .
- the voltage noise spectral density of the predominant noise source A 1 is given by 4 kT ⁇ 4/(3 ⁇ g m ), where T is the absolute temperature, and k is Boltzmann's constant. Therefore, the noise voltage across C S in phase ⁇ 1 is given by:
- noise voltage is slightly more than ⁇ square root over (kT/Cs) ⁇ because it multiplies ⁇ square root over (kT/Cs) ⁇ noise by ⁇ square root over ((4/3) ⁇ [(Cs+Ch)/Cs]) ⁇ square root over ((4/3) ⁇ [(Cs+Ch)/Cs]) ⁇ .
- VOUT is the voltage at the output of A 1 .
- the output of A 1 at the end of hold phase is proportional to the time integral of the input current from the photodiode given by Eq. (7). Notice that in this circuit configuration the input offset voltage V OS does not affect VOUT.
- the closed loop bandwidth of A 1 during the hold phase ( ⁇ 2 ) can be purposely designed to be low. By connecting the load capacitance C L during this phase, one can set the bandwidth to be reduced to:
Abstract
Description
- The present application relates to and claims priority of U.S. provisional patent application (“Copending Provisional Application”), Ser. No. 61/929,867, filed on Jan. 21, 2014. The disclosure of the Copending Provisional Application is hereby incorporated by reference in its entirety.
- The present invention is related to sample and hold circuits and sampling systems including a plurality of sampling channels, each channel including a sample and hold circuit.
- Virtually all digitization systems interacting with the analog world are faced with the challenge of acquiring an external input signal with a circuit that minimizes noise and distortion. In fact, once the signal under observation in the external world has been corrupted by either adding noise onto it or generating spurious harmonics, its quality cannot be recovered afterwards, unless other parametric information about the input were already known; and the signal recovery method will add its own non-idealities and design burden on the whole data acquisition (DAQ) chain. This is true, for example, in the case of sampling circuits, which survey the input at discrete times (usually dictated by synchronous clock circuitry) and retain the values as observed in between adjacent samples. In this case, if the sampling apparatus is implemented, e.g., by way of a switched-capacitor circuit, the noise added by the sampler itself assumes the well-known form of kT/C wideband RMS noise; while the resistive and capacitive non-linearities of the switch introduce harmonic distortion, usually as 2nd and 3rd harmonic tones, to the input signal. Obviously one technique to reduce both kT/C and distortion is to increase the size of the capacitor used in the sampling process, since that automatically reduces the bandwidth of the noise and diminishes the impact of any charge injection term generated by the switch. However, this simple design choice often conflicts with the speed and especially with the area requirements of an integrated solution, in particular when the sampling circuit is employed at the front-end of a multi-channel system such as the ones found in imaging and/or bio-medical machines, which can range from 2 to 256 or more channels, activated simultaneously or in a time-staggered fashion.
-
FIG. 1 represents prior art of asampling channel 100 for the acquisition of the charge signal provided by a photo-diode, which is in turn proportional to the intensity of the light (visible, or UV, or infra-red, or of another region of the electromagnetic spectrum such as X-ray radiation) sensed on a target such as a scintillator or a Photo-Multiplying Tube (PMT). The charge from thephotodiode 102 is sampled by a switched-capacitor Sample/Hold (S/H)circuit including switches operational amplifier 108 configured as a buffer amplifier. Thephotodiode 102 may have some levels of multiplexing between the sensor and the reading electronics. Besides the issue of area, the aforementioned prior art suffers from a different potential problem: the capacitance non-linearity vs. voltage, often quantified by voltage coefficients VC1 [ppm/V] and VC2 [ppm/V2], respectively for linear and quadratic dependence of the capacitance Cs on the input signal (charge q(t)). Notice that, while the coefficients have been minimized by many silicon foundries for certain types of capacitors, and they approach a few 10 ppm/V or 10 ppm/V2 for low-density capacitor implementations, they can easily exceed 1000's of ppm/V or ppm/V2 for the capacitor structures offering the highest densities, such as M-O-S varactor implementations. The low-noise requirement is therefore at odds with the low-distortion performance, and a low-area solution using a dense capacitor (>5 fF/μm2) would provide low kT/C noise at the expense of significant distortion, as compared to the best dielectric solutions that use capacitor densities around 1 fF/μm2with the current state of the art. It would therefore be desirable to design a circuit able to minimize all three figures of merit for a S/H apparatus: noise, distortion, and area. - According to an embodiment of the present invention, a Sample and Hold (S/H) amplifier includes an input node for receiving an input current signal, a non-linear sampling capacitor circuit having an input coupled to the input node, an operational amplifier having a negative input coupled to an output of the non-linear sampling capacitor circuit, a positive input coupled to ground, and an output for providing a sample and hold voltage signal, and a linear capacitor coupled between the negative input and the output of the operational amplifier. The non-linear sampling capacitor includes a non-linear capacitor coupled between an intermediate node and ground, a first switch coupled between the input and the intermediate node configured to switch according to a first phase signal, and a second switch coupled between the output and the intermediate node configured to switch according to a second phase signal. The sample and hold amplifier can include a third switch in series connection with the linear capacitor, wherein the third switch is configured to switch according to the second phase signal. The input current signal can be provided by a photodiode.
- According to another embodiment of the present invention a Sample and Hold circuit includes a plurality of sampling channels, each sampling channel including a sample and hold amplifier having a switched non-linear capacitor and a linear feedback capacitor. The sample and hold may further include a plurality of analog to digital converters respectively coupled to an output of each sampling channel, and a FIFO coupled to an output of each of the analog to digital converters. The FIFO may be coupled to the analog to digital converters through a multi-bit parallel bus and include a multi-bit parallel bus output. The sample and hold circuit may otherwise include a multiplexer having multiple inputs respectively coupled to an output of each sampling channel and an analog to digital converter having an input coupled to an output of the multiplexer. The analog to digital converter may further include a multi-bit parallel bus output.
- According to another embodiment of the present invention a sample and hold amplifier includes an operational amplifier having a negative input, a positive input coupled to ground, and an output, a non-linear capacitor having a first terminal, and a second terminal coupled to the negative input of the operational amplifier, a linear capacitor having a first terminal, and a second terminal coupled to the negative input of the operational amplifier, a first switch coupled between the first terminal of the non-linear capacitor and the output of the operational amplifier, a second switch coupled between the first terminal of the non-linear capacitor and ground, a third switch coupled between an input node and the negative input of the operational amplifier, a fourth switch coupled between a first terminal of the linear capacitor and ground, and a fifth switch coupled between a first terminal of the linear capacitor and the output of the operational amplifier. The first, third, and fourth switches are configured to switch according to a first phase signal. The second and fifth switches are configured to switch according to a second phase signal. The input node constitutes a virtual ground useful for the biasing of, and receives an input current signal provided by, a photodiode. The sample and hold amplifier further includes a reset switch coupled between the negative input of the operational amplifier and the output of the operational amplifier, wherein the reset switch is configured for receiving a reset signal. The sample and hold amplifier may further include a linear load capacitor coupled to the output of the operational amplifier through a switch configured to switch according to the second phase signal.
- The foregoing and other features, utilities and advantages of the invention will be apparent from the following more particular description of an embodiment of the invention as illustrated in the accompanying drawings.
-
FIG. 1 is a schematic diagram of a sample and hold amplifier according to the prior art; -
FIG. 2 is a schematic diagram of a first sample and hold amplifier embodiment according to the present invention; -
FIG. 3 is a schematic diagram of an additional circuit detail which may be embedded or used as an alternative to the feedback path configuration in the sample and hold amplifier ofFIG. 2 ; -
FIG. 4A is a schematic diagram of a first sample and hold circuit including a plurality of sampling channels according to the present invention; -
FIG. 4B is a timing diagram associated with the sample and hold circuit ofFIG. 4A ; -
FIG. 5A is a schematic diagram of a second sample and hold circuit including a plurality of sampling channels according to the present invention; -
FIG. 5B is a timing diagram associated with the sample and hold circuit ofFIG. 5A ; and -
FIG. 6 is a schematic diagram of an additional sample and hold amplifier embodiment according to the present invention. - Referring now to
FIG. 2 , a sample and holdamplifier 200 according to the present invention includes a sampling capacitor circuit including a non-linear capacitor Cs, afirst switch 204 and asecond switch 206. The first switch is switched with a first phase signal, and the second switch is switched with a second phase signal. The sampling capacitor circuit is coupled to the negative input of anoperational amplifier 208. The positive input ofoperational amplifier 208 is coupled to ground. The output ofoperational amplifier 208 provides the voltage output signal VSHA. The input current is provided by aphotodiode 202, although the input current can also obviously be provided by other sources if desired. - As in the prior art, the signal current i(t) is integrated on a capacitor CS which can be made large to minimize silicon area and kT/CS noise. In a practical implementation as an I.C. (integrated circuit), CS will necessarily be non-linear (as indicated in figure by its symbol) and the voltage VIN=qIN(t)/CIN(V) will be input-charge dependent; however the charge qIN(t) stored on the capacitor will be unaffected by the voltage characteristics of the device, provided the time allowed for the capacitor to get fully charged is sufficient. One aspect of the invention therefore takes advantage of this fact, as the circuit in a hold phase φ2 extracts all the charge qIN(t) from CS and transfers it over a lower-density, linear capacitor CH. In the figure the capacitor is indicated as linear by way of its symbol, and it is closed in the feedback loop of the
operational amplifier 208; notice that “stray capacitor”, parasitics-insensitive topologies can be alternatively adopted and are presented e.g. on the classic book by Gregorian and Temes “Analog CMOS Integrated Circuits for Signal Processing”. Since the charge qIN(t) is now transferred on a smaller but linear capacitor CH, the voltage VSHA at the output of the circuit will not suffer from harmonic distortion; and the area of CH will be a fraction, CS/CH, of the area that a direct sampling of the photocurrent i(t) onto a CS built with the same elements as CH would have required. Naturally, if the charge transfer process onto CH were as broad-band as the sampling over CS, to the minimized √kT/CS noise RMS term we would be adding a √kT/CH RMS term that would exceed √kT/CS, since CS>CH; and in the limit case of CS=CH, increase the RMS noise by √2. However, the noise power contributed by CH is not kT/CH in the arrangement ofFIG. 2 . - Referring now to
FIG. 3 for sake of clarity, another practical implementation of the sample and hold amplifier ofFIG. 2 requires at least oneswitch 310 in series with capacitor CH in the feedback loop of theoperational amplifier 308, in lieu e.g. ofswitch 206 inFIG. 2 . Even though such practical implementation requires at least one switch to enclose CH into the loop, the equivalent noise bandwidth of the topology is not 1/(4·Rsw·CH), since the dominant role of the loop is not simply 1/(2π·Rsw·CH) but is proportionally lowered by the narrower bandwidth of the operational amplifier. In the limit case of no parasitic input capacitance, the operational amplifier is closed in unity-gain loop and thus its bandwidth in closed-loop equals the GBWP (Gain-BandWidth Product) of the operational amplifier itself: -
- Since the lower the bandwidth of the closed loop, i.e. the slower the amplifier, the lower the integrated noise and consequently the lower the RMS noise, the amplifier will be designed to settle in a relatively long time; this prevents the trivial application of the virtual ground technique feeding CH, directly to the photodiode. In fact, the current output response of the diode will follow immediately the exposure of the illuminated target to the imager's array of photodiodes, which may be very quick to either save energy for the illumination mechanism (say, a “flash” lamp) or to avoid medical consequences of a prolonged exposure (say, during an X-ray or tomography scanning of a patient). The fast acquisition, i.e. large bandwidth, of the sampler's front-end including CS allows for capturing the incoming signal; and once the charge is stored, it can be post-processed at slower speed to preserve noise and linearity, within a small-area circuit, thanks to the de-coupling of these requirements as devised by the present invention. In the interest of preserving the throughput of the acquisition system, a staggered parallel operation of the channels can be envisioned, whereby the target of the imager is illuminated for a whole Sample+Hold period, and the image's “pixels” (picture elements) are scanned one by one by a sequential activation of the photodiodes' biases. This of course entails a predefined level of stability of the target image.
- Referring now to
FIG. 4A , a sample and holdcircuit 400 according to the present invention is shown including animage source 402 including a plurality ofphotodiodes 404 for providing a plurality of input currents. Eachphotodiode 404 is coupled to a plurality of sample and holdchannels 406, each including a sample and hold amplifier as described above according to the present invention. The analog output of each sample and hold channel in 406 is coupled to amultiplexer 408, which is in turn coupled to anADC 410 having a multi-bit parallel (or serialized) output bus. The channel data outputs can be digitized by a fast ADC sequentially, on the fly. As shown in the timing diagram ofFIG. 4B , one new data element is output every TS seconds, avoiding some channels having to sample and hold/process signals faster than others if ADC, DSP or FPGA post-processors treat them sequentially rather than in parallel. - At the expense of some latency, a simultaneous Sample/Hold phase arrangement can be handled by a FIFO queue (First-In, First-Out) digital synchronization once the signal has been acquired, if every channel is digitized by a local A-to-D converter rather than multiplexed and digitized by a single ADC, as is shown in
FIG. 5A . Referring now toFIG. 5A , a sample and holdcircuit 500 according to the present invention is shown including animage source 502 including a plurality ofphotodiodes 504 for providing a plurality of input currents. Eachphotodiode 504 is coupled to a plurality of sample and holdchannels 506, each including a sample and hold amplifier as described above according to the present invention. The output of each sample and hold channel in 506 is respectively coupled to a plurality ofADCs 508. EachADC 508 includes a multi-bit parallel output bus, all of which are coupled to aFIFO 510. TheFIFO 510 also includes a multi-bit parallel output bus. The corresponding timing diagram associated with the sample and holdcircuit 500 is shown inFIG. 5B . - In conclusion, especially in a large array's paradigm, techniques exist which are fully compatible with the long hold phase that permits to abate the noise during the “re-sampling” phase of the signal onto a smaller, linear capacitor. The fast, broad-band noise acquisition of the fast input signal is instead effected on a large, non-linear capacitor. Notice that the CS/CH signal gain inherent in the charge re-sampling is usually a desirable feature to incorporate in the acquisition system, since a gain in the front-end stage fixes the SNR (Signal-to-Noise Ratio) for the rest of the system. This entails a
noise gain 1+CS/CH for the input-referred En 2 noise of the operational amplifier, which however, since it can be relatively slow, can be designed as a low-noise/low-bandwidth block. Prior art work to L. Williams III discusses a voltage sampling circuit that acquires two stages with complementary characteristics; does not mention area constraints between the two types of capacitors; and especially poses no limitations nor requirements on the noise transfer function of the front-end, with regards to the noise bandwidth limitations of the operational amplifier with element CH in feedback, which in this disclosure we have instead shown to be greatly advantageous. Notice that the arrangement inFIG. 2 causes the node VIN to move during the i(t) current readout, which one would avoid (if needed) by interposing a pre-amplifier with virtual ground to the invention. Since the pre-amp output voltage, and not charge, would drive the invention however, a capacitor of the same technological kind as CS would be used in feedback, as shown inFIG. 1 to Williams, whereby all the noise requirements of this invention would apply to such pre-amplifier stage as well, whose feedback capacitor would also have to be sized reasonably large for this purpose. - Finally, while the embodiment of
FIG. 2 is only representative of the operation principle of the invention and is e.g. subject to stray parasitics capacitors, other implementations exist that are insensitive to such non-idealities. The fundamental requirements of capacitor type, size, operational amplifier bandwidth (or loop bandwidth at large) and sampling sequence in the case of a multi-channel implementation as stated in this invention do hold, in order for all the advantages in performance to apply as claimed. - Another embodiment of the invention that maintains constant voltage during the sampling phase is illustrated in
FIG. 6 . Sample andHold amplifier 600 includes a first switch SWS1, a second switch SWS2, a third switch SWI1, a fourth switch SWH1, and a fifth switch SWH2. The first, third, and fourth switches are configured to switch using the first phase signal, φ1 and the second and fifth switches are configured to switch using the second phase signal, φ2, as shown. The input current is provided byphotodiode 602. A non-linear capacitor CS is coupled between the first and second switches and the negative input of anoperational amplifier 604. The third switch is coupled between thephotodiode 602 and the negative input of theoperational amplifier 604. A linear capacitor CH is coupled between the fourth and fifth switches and the negative input ofoperational amplifier 604. The positive input of theoperational amplifier 604 is coupled to ground. The output node (OUT) of the operational amplifier is coupled to a linear or non-linear load capacitor CL through switch SWL2 which receives the φ2 signal as shown. An optional reset switch SWR is coupled between the negative input and the output ofoperational amplifier 604. - Two non-overlapping clock phases are denoted by φ1 and φ2, as noted above. The switch SWR is activated by the RESET signal to establish a proper DC operating point, by configuring the Operational Transconductance Amplifier (OTA) in
FIG. 6 in unity gain mode. This RESET phase can be activated at the very initial phase of the operation prior to the sample and hold phases described below. The RESET phase may also be activated after the sample/hold dual-phase operation has started at an appropriate time in order to re-establish the initial DC operating point, if necessary. - During φ1 (sample phase), the photodiode D is connected to the negative input of A1 (operational amplifier) via switch SWI1, injecting the signal current i(t) into node SJ. Capacitor CS is connected between SJ at its top plate and the output of A1 at its bottom plate through switch SWS1 and integrates i(t) during the φ1 phase of the non-overlapping clock. During the φ1 phase, capacitor CH is connected between node SJ at its top plate and ground at its bottom plate. Since A1 keeps the voltage at SJ equal to its offset voltage VOS, CH samples the input offset voltage of A1 during the φ1 phase. The anode terminal of the photodiode D is continuously connected to a negative reference voltage −VREF. Since its cathode terminal is held at VOS, the voltage bias across the photodiode is kept at a constant voltage −VREF-VOS during the sample phase, eliminating the dependence of its signal current i(t) on the bias voltage across anode and cathode. Prior to the beginning of the sample phase at the end of the previous hold phase (φ2), CS had been charged to VOS via switch SWS2. Therefore, the charge accumulated on the top plate (which is connected to SJ) during the present sample phase (whose duration is T1) is given by:
-
Qs(1)=Cs·Vos+∫ t=0 T1 i(t)·dt (1) - The charge on the top plate of CH at node SJ during φ1 is:
-
Qh(1)=Ch·Vos (2) - The OTA A1 is designed such that during φ1, the closed loop bandwidth at −3 dB of A1 is given by:
-
- In Eq. (3), gm is the transconductance of the input devices of the differential pair inside A1. The voltage noise spectral density of the predominant noise source A1 is given by 4 kT·4/(3·gm), where T is the absolute temperature, and k is Boltzmann's constant. Therefore, the noise voltage across CS in phase φ1 is given by:
-
- Notice this noise voltage is slightly more than √{square root over (kT/Cs)} because it multiplies √{square root over (kT/Cs)} noise by √{square root over ((4/3)·[(Cs+Ch)/Cs])}{square root over ((4/3)·[(Cs+Ch)/Cs])}.
- In the hold phase when φ2 is active, the bottom plate of capacitor CS is driven to ground through SWS2 while its top plate is held at VOS. The top plate of CH is at VOS, and its bottom plate is driven by the output node OUT of A1. The charge accumulated in CS during the sample phase will all be transferred to CH with the exception of CS·VOS which remain across CS. The charges on top plates of CS and CH in φ2 phase are given respectively by:
-
Qs(2)=Cs·Vos -
Qh(2)=Ch·(Vos−VOUT) - Here, VOUT is the voltage at the output of A1. The total charge held at node SJ remains constant through the two phases of the operation, namely the sample and hold phases. Therefore, QS(φ1)+QH(φ1)=Qs(φ2)+QH(φ2). From this equation, we obtain:
-
- The output of A1 at the end of hold phase is proportional to the time integral of the input current from the photodiode given by Eq. (7). Notice that in this circuit configuration the input offset voltage VOS does not affect VOUT. As previously described, the closed loop bandwidth of A1 during the hold phase (φ2) can be purposely designed to be low. By connecting the load capacitance CL during this phase, one can set the bandwidth to be reduced to:
-
- The noise at VOUT is therefore:
-
- Note that the voltage gain seen from capacitor CS around A1 in the hold phase is CS/CH. The equivalent noise in the hold phase to the same noise given by Eq. (4) is calculated as:
-
- One can set CL to be significantly larger than CH, making the voltage noise at VOUT referred to the input in the hold phase much smaller than the voltage noise sensed during the sample phase.
- While the invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various other changes in the form and details may be made without departing from the spirit and scope of the invention. It should be understood that this description has been made by way of example, and that the invention is defined by the scope of the following claims.
Claims (15)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/260,885 US9076554B1 (en) | 2014-01-21 | 2014-04-24 | Low-noise low-distortion signal acquisition circuit and method with reduced area utilization |
US14/656,177 US9646715B2 (en) | 2014-01-21 | 2015-03-12 | Low-noise low-distortion signal acquisition circuit and method with reduced area utilization |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201461929867P | 2014-01-21 | 2014-01-21 | |
US14/260,885 US9076554B1 (en) | 2014-01-21 | 2014-04-24 | Low-noise low-distortion signal acquisition circuit and method with reduced area utilization |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/656,177 Continuation US9646715B2 (en) | 2014-01-21 | 2015-03-12 | Low-noise low-distortion signal acquisition circuit and method with reduced area utilization |
Publications (2)
Publication Number | Publication Date |
---|---|
US9076554B1 US9076554B1 (en) | 2015-07-07 |
US20150206599A1 true US20150206599A1 (en) | 2015-07-23 |
Family
ID=53492059
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/260,885 Active US9076554B1 (en) | 2014-01-21 | 2014-04-24 | Low-noise low-distortion signal acquisition circuit and method with reduced area utilization |
US14/656,177 Active US9646715B2 (en) | 2014-01-21 | 2015-03-12 | Low-noise low-distortion signal acquisition circuit and method with reduced area utilization |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/656,177 Active US9646715B2 (en) | 2014-01-21 | 2015-03-12 | Low-noise low-distortion signal acquisition circuit and method with reduced area utilization |
Country Status (1)
Country | Link |
---|---|
US (2) | US9076554B1 (en) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9238249B2 (en) * | 2012-08-21 | 2016-01-19 | Texas Instruments Incorporated | Ultrasound transmitter |
US10375475B2 (en) | 2013-04-09 | 2019-08-06 | Cirrus Logic, Inc. | Systems and methods for compressing a digital signal in a digital microphone system |
US9626981B2 (en) | 2014-06-25 | 2017-04-18 | Cirrus Logic, Inc. | Systems and methods for compressing a digital signal |
CN107271756B (en) * | 2014-12-04 | 2019-12-17 | 杰华特微电子(杭州)有限公司 | Load voltage detection circuit and method |
US10715125B2 (en) * | 2014-12-04 | 2020-07-14 | Joulwatt Technology (Hangzhou) Co., LTD | Circuit and method for detecting current zero-crossing point and circuit and method for detecting load voltage |
CN109541706B (en) * | 2018-12-19 | 2020-11-10 | 地太科特电子制造(北京)有限公司 | Detection circuit and ray detector |
CN111756393A (en) * | 2020-05-28 | 2020-10-09 | 苏龙嘎 | Building construction information management system based on Internet of things |
CN114403886A (en) * | 2022-01-10 | 2022-04-29 | 武汉衷华脑机融合科技发展有限公司 | Signal acquisition circuit for neural interface |
US11894857B2 (en) * | 2022-03-15 | 2024-02-06 | Shanghai United Imaging Microelectronics Technology Co., Ltd. | Readout circuit, signal quantizing method and device, and computer device |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4393351A (en) * | 1981-07-27 | 1983-07-12 | American Microsystems, Inc. | Offset compensation for switched capacitor integrators |
US4468749A (en) * | 1980-08-20 | 1984-08-28 | Fujitsu Limited | Adjustable attenuator circuit |
US4543534A (en) * | 1984-05-04 | 1985-09-24 | The Regeants Of University Of Calif. | Offset compensated switched capacitor circuits |
US5150313A (en) * | 1990-04-12 | 1992-09-22 | Regents Of The University Of California | Parallel pulse processing and data acquisition for high speed, low error flow cytometry |
US5376891A (en) * | 1991-10-29 | 1994-12-27 | Sgs-Thomson Microelectronics Gmbh | Phase-sensitive rectifier arrangement with integration effect |
US6556072B1 (en) * | 1994-04-21 | 2003-04-29 | Stmicroelectronics S.R.L. | Low distortion circuit with switched capacitors |
US20070146018A1 (en) * | 2005-11-10 | 2007-06-28 | Hae-Seung Lee | Precision sampling circuit |
US7944288B2 (en) * | 2008-09-29 | 2011-05-17 | Infineon Technologies Ag | Switched-capacitor amplifier arrangement having a low input current |
US20130222335A1 (en) * | 2012-02-27 | 2013-08-29 | Samsung Electronics Co., Ltd. | Multi-channel sample-and-hold circuit and analog-to-digital converter using the same |
US20140098630A1 (en) * | 2012-10-09 | 2014-04-10 | Canon Kabushiki Kaisha | Acoustic wave measuring apparatus |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7028063B1 (en) * | 1999-10-26 | 2006-04-11 | Velocity Communication, Inc. | Method and apparatus for a DFT/IDFT engine supporting multiple X-DSL protocols |
US7092412B1 (en) * | 2000-05-12 | 2006-08-15 | Ikanos Communications, Inc. | Method and apparatus for long haul high speed data transmission over XDSL pseudo channels |
CA2327644A1 (en) * | 2000-12-04 | 2002-06-04 | Mohsen Moussavi | A differential bipolar stray-insensitive pipelined digital-to-analog converter |
US8279180B2 (en) * | 2006-05-02 | 2012-10-02 | Apple Inc. | Multipoint touch surface controller |
US20120025063A1 (en) * | 2010-07-28 | 2012-02-02 | Nova Research, Inc. | Linear/logarithmic capacitive trans-impedance amplifier circuit |
GB2499242A (en) * | 2012-02-10 | 2013-08-14 | Alterix Ltd | methods of operating excitation circuitry and/or measurement circuitry in a digitiser and a method of manufacturing a transducer for a digitiser |
US8816887B2 (en) * | 2012-09-21 | 2014-08-26 | Analog Devices, Inc. | Sampling circuit, a method of reducing distortion in a sampling circuit, and an analog to digital converter including such a sampling circuit |
-
2014
- 2014-04-24 US US14/260,885 patent/US9076554B1/en active Active
-
2015
- 2015-03-12 US US14/656,177 patent/US9646715B2/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4468749A (en) * | 1980-08-20 | 1984-08-28 | Fujitsu Limited | Adjustable attenuator circuit |
US4393351A (en) * | 1981-07-27 | 1983-07-12 | American Microsystems, Inc. | Offset compensation for switched capacitor integrators |
US4543534A (en) * | 1984-05-04 | 1985-09-24 | The Regeants Of University Of Calif. | Offset compensated switched capacitor circuits |
US5150313A (en) * | 1990-04-12 | 1992-09-22 | Regents Of The University Of California | Parallel pulse processing and data acquisition for high speed, low error flow cytometry |
US5376891A (en) * | 1991-10-29 | 1994-12-27 | Sgs-Thomson Microelectronics Gmbh | Phase-sensitive rectifier arrangement with integration effect |
US6556072B1 (en) * | 1994-04-21 | 2003-04-29 | Stmicroelectronics S.R.L. | Low distortion circuit with switched capacitors |
US20070146018A1 (en) * | 2005-11-10 | 2007-06-28 | Hae-Seung Lee | Precision sampling circuit |
US7532042B2 (en) * | 2005-11-10 | 2009-05-12 | Cambridge Analog Technologies, Inc. | Precision sampling circuit |
US7944288B2 (en) * | 2008-09-29 | 2011-05-17 | Infineon Technologies Ag | Switched-capacitor amplifier arrangement having a low input current |
US20130222335A1 (en) * | 2012-02-27 | 2013-08-29 | Samsung Electronics Co., Ltd. | Multi-channel sample-and-hold circuit and analog-to-digital converter using the same |
US20140098630A1 (en) * | 2012-10-09 | 2014-04-10 | Canon Kabushiki Kaisha | Acoustic wave measuring apparatus |
Also Published As
Publication number | Publication date |
---|---|
US9076554B1 (en) | 2015-07-07 |
US9646715B2 (en) | 2017-05-09 |
US20150206600A1 (en) | 2015-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9646715B2 (en) | Low-noise low-distortion signal acquisition circuit and method with reduced area utilization | |
CN110623682B (en) | Radiation imaging apparatus, control method, radiation imaging system, and storage medium | |
Gómez et al. | MUSIC: An 8 channel readout ASIC for SiPM arrays | |
WO2020139505A2 (en) | Optical-fingerprint detection system | |
De Geronimo et al. | Analog CMOS peak detect and hold circuits. Part 2. The two-phase offset-free and derandomizing configuration | |
An et al. | A low-noise CMOS pixel direct charge sensor, Topmetal-II | |
US20060187097A1 (en) | Sigma delta converter with flying capacitor input | |
US10136083B1 (en) | Electronic circuit having dynamic resistance element | |
JPH03122588A (en) | Radiation detector, data collection apparatus and radiation ct apparatus using the same | |
US20150188533A1 (en) | Bootstrapped Sampling Switch Circuits and Systems | |
CN104023184A (en) | Radiation imaging apparatus and radiation imaging system | |
JP2011525983A (en) | High dynamic range x-ray detector with improved signal to noise ratio | |
US20040135911A1 (en) | Active pixel sensor for digital imaging | |
Liew et al. | A 1-V 60-µW 16-channel interface chip for implantable neural recording | |
Wendler et al. | 28.7 A 0.00378 mm 2 scalable neural recording front-end for fully immersible neural probes based on a two-step incremental delta-sigma converter with extended counting and hardware reuse | |
JP3961953B2 (en) | Amplified CMOS transducer for single photon readout of light receiving elements | |
Lee et al. | A 5.2-Mpixel 88.4-dB DR 12-in CMOS X-Ray detector with 16-bit column-parallel continuous-time incremental ΔΣ ADCs | |
US10158335B2 (en) | Gated CDS integrator | |
Bombelli et al. | A fast current readout strategy for the XFEL DePFET detector | |
JP2001285724A (en) | Charge amount detection circuit | |
CN113055617B (en) | Image sensor | |
CN107250818B (en) | Broadband capacitive sensing using sensing signal modulation | |
Li et al. | CMOS sensors for the vertex detector of the future international linear collider | |
CN109541706B (en) | Detection circuit and ray detector | |
Khiarak et al. | An Energy-Efficient CMOS Biophotometry Sensor With Incremental DT-∑ Δ ADC Conversion |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AEROFLEX COLORADO SPRINGS INC., COLORADO Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ZANCHI, ALFIO;HISANO, SHINICHI;REEL/FRAME:032750/0550 Effective date: 20140416 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FEPP | Fee payment procedure |
Free format text: SURCHARGE FOR LATE PAYMENT, LARGE ENTITY (ORIGINAL EVENT CODE: M1554); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: COBHAM COLORADO SPRINGS INC., COLORADO Free format text: CHANGE OF NAME;ASSIGNOR:AEROFLEX COLORADO SPRINGS, INC.;REEL/FRAME:055847/0958 Effective date: 20190102 |
|
AS | Assignment |
Owner name: CAES COLORADO SPRINGS LLC, VIRGINIA Free format text: ENTITY CONVERSION;ASSIGNOR:COBHAM COLORADO SPRINGS INC.;REEL/FRAME:061299/0532 Effective date: 20211221 Owner name: CAES COLORADO SPRINGS LLC, VIRGINIA Free format text: ENTITY CONVERSION;ASSIGNOR:COBHAM COLORADO SPRINGS INC.;REEL/FRAME:061299/0490 Effective date: 20211221 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |
|
AS | Assignment |
Owner name: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT, ILLINOIS Free format text: SECURITY INTEREST;ASSIGNORS:CAES COLORADO SPRINGS LLC;COBHAM ADVANCED ELECTRONIC SOLUTIONS INC.;REEL/FRAME:062337/0939 Effective date: 20230109 |