US20150279952A1 - Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same - Google Patents
Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same Download PDFInfo
- Publication number
- US20150279952A1 US20150279952A1 US14/303,359 US201414303359A US2015279952A1 US 20150279952 A1 US20150279952 A1 US 20150279952A1 US 201414303359 A US201414303359 A US 201414303359A US 2015279952 A1 US2015279952 A1 US 2015279952A1
- Authority
- US
- United States
- Prior art keywords
- gate
- integrated circuit
- region
- semiconductor integrated
- gates
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 60
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 10
- 238000000034 method Methods 0.000 claims description 26
- 239000000758 substrate Substances 0.000 claims description 24
- 230000008569 process Effects 0.000 claims description 14
- 238000005530 etching Methods 0.000 claims description 7
- 238000011049 filling Methods 0.000 claims description 2
- 239000012782 phase change material Substances 0.000 claims description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 2
- 229920005591 polysilicon Polymers 0.000 claims description 2
- 239000004020 conductor Substances 0.000 claims 1
- 239000010410 layer Substances 0.000 description 83
- 238000003860 storage Methods 0.000 description 61
- 230000015654 memory Effects 0.000 description 45
- 238000012545 processing Methods 0.000 description 22
- 239000000463 material Substances 0.000 description 13
- 238000004891 communication Methods 0.000 description 9
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 8
- 229910052814 silicon oxide Inorganic materials 0.000 description 8
- 239000011229 interlayer Substances 0.000 description 5
- 229910052581 Si3N4 Inorganic materials 0.000 description 4
- 230000005389 magnetism Effects 0.000 description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 4
- 238000013500 data storage Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 239000002184 metal Substances 0.000 description 3
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000000605 extraction Methods 0.000 description 2
- 238000007667 floating Methods 0.000 description 2
- 239000013589 supplement Substances 0.000 description 2
- 238000007792 addition Methods 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 239000002355 dual-layer Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 125000006850 spacer group Chemical group 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/20—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by three-dimensional arrangements, e.g. with cells on different height levels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
- H01L29/42392—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/231—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H01L27/2454—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42372—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out
- H01L29/42376—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the conducting layer, e.g. the length, the sectional shape or the lay-out characterised by the length or the sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H01L45/06—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
- H10B63/34—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors of the vertical channel field-effect transistor type
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices without a potential-jump barrier or surface barrier, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
- H01L21/76883—Post-treatment or after-treatment of the conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76897—Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
Definitions
- Various embodiments of the present invention relate to a three-dimensional (3D) semiconductor integrated circuit and a method of manufacturing the same, and more particularly, to a 3D semiconductor integrated circuit capable of improving gate pick-up failures, and a method of manufacturing the same.
- Resistive memory devices using a resistance material as a memory medium have been suggested as the next-generation memory devices, and typical examples of resistive memory devices are phase-change random access memories (PCRAMs), resistance RAMs (ReRAMs), or magnetic RAMs (MRAMs).
- PCRAMs phase-change random access memories
- ReRAMs resistance RAMs
- MRAMs magnetic RAMs
- a resistive memory device may be typically formed of a switching device and a resistance device and may store data “0” or “1,” according to a state of the resistance device.
- a final target of the resistive memory devices is to improve integration density and to integrate as many memory cells as possible in a limited small area.
- methods of forming the resistive memory devices into 3D structures have been also suggested, and there is a growing need for a method of stably stacking a plurality of memory cells having narrower line width.
- a typical method of manufacturing a resistive memory device having a 3D structure includes a method of forming a switching device using a vertical pillar as a vertical channel layer.
- the 3D channel structure having a vertical pillar has a vertical surround gate.
- the vertical surround gate structure may be formed to surround a lower region of the pillar.
- the vertical surround gates may form a gate pick-up in a predetermined region.
- the gate pick-up line may be electrically contacted to the gate using a general contact process. Since the gate is formed to surround a circumference of a lower portion of the pillar, an over-etching process is used to form a contact hole (hereinafter, referred to as a gate pick-up hole) for forming the gate pick-up line.
- the contact hole may penetrate a substrate region (for example, source region) located below the pillar, and thus a short circuit between the gate pick-up line and the substrate portion (for example, source region) of the pillar, may be caused.
- a substrate region for example, source region
- the contact hole for forming the gate pick-up line also has a depth approaching a height of the pillar. Therefore, an aspect ratio of the contact hole in which the gate pick-up line is formed is increased, and thus a void may occur in the gate pick-up line.
- the semiconductor integrated circuit may include a plurality of active pillars formed in a gate pick-up region, buffer layers formed on the respective active pillars in the gate pick-up region, gates each surrounding an outer circumference of the corresponding active pillar and the corresponding buffer layer, and a gate pick-up line electrically coupled to the gate.
- a semiconductor integrated circuit wherein the semiconductor integrated circuit may include a semiconductor substrate having a cell array region and a gate pick-up region which include a plurality of pillars, respectively, buffer layers formed on the respective pillars included in the gate pick-up region, first gates formed on an outer circumference of the respective pillars included in the cell array region, second gates each surrounding an outer circumference of the corresponding pillar and the corresponding buffer layer included in the gate pick-up region, and a gate pick-up line electrically coupled to the second gates.
- a method of manufacturing a semiconductor integrated circuit may include forming a buffer layer on a semiconductor substrate including a cell array region and a gate pick-up region, etching a predetermined portion of the buffer layer and the semiconductor substrate to form a plurality of pillars, forming first gates each surrounding a circumference of the respective pillars included in the cell array region, and second gates each surrounding a circumference of the respective pillars and the etched buffer layer included in the gate pick-up region, forming an insulating layer on the semiconductor substrate in which the first gate and the second gate are formed, forming a gate pick-up hole to expose the buffer layer and the second gates in the gate pick-up region, and filling a conductive layer in the gate pick-up hole to form a gate pick-up line.
- FIGS. 1 to 4 are cross-sectional views illustrating a method of manufacturing a semiconductor integrated circuit according to an embodiment of the present invention
- FIG. 5 is a cross-sectional view illustrating a semiconductor integrated circuit according to another embodiment of the present invention.
- FIG. 6 is a block diagram illustrating a microprocessor according to an embodiment of the present invention.
- FIG. 7 is a block diagram illustrating a processor according to an embodiment of the present invention.
- FIG. 8 is a block diagram illustrating a system according to an embodiment of the present invention.
- a layer when a layer is referred to as being “on” another layer or substrate, it can be directly on the other or substrate, or intervening layers may also be present.
- “connected/coupled” refers to one component not only directly coupling another component but also indirectly coupling another component through an intermediate component.
- a singular form may include a plural form as long as it is not specifically mentioned in a sentence.
- Embodiments according to the present invention are described herein with reference to cross-section and/or plan illustrations that are schematic illustrations of preferred embodiments of the present invention. However, embodiments of the present invention should not be limited construed as limited to the present invention. Although a few embodiments of the present invention will be shown and described, it will be appreciated by those of ordinary skill in the art that changes may be made in these exemplary embodiments without departing from the principles and spirit of the present invention.
- a silicon oxide layer 105 and a buffer layer 110 are sequentially deposited on a semiconductor substrate 100 .
- the semiconductor substrate 100 shown in FIG. 1 may be, for example, a cell array region including a gate pick-up region.
- An “X” region in FIG. 1 may illustrate a cross-section in a direction substantially perpendicular to an extending direction of a gate line to be formed later, and a “Y” region may illustrate a cross-section in a direction substantially parallel to the extending direction of the gate line.
- the buffer layer 110 may include a silicon nitride layer or a layer having etching selectivity to a silicon oxide layer.
- the buffer layer 110 may include a polysilicon layer.
- a hard mask pattern 115 for defining a pillar 120 is formed on the buffer layer 110 .
- the hard mask pattern 115 may include, for example, a silicon nitride layer.
- the buffer layer 110 , the silicon oxide layer 105 , and the semiconductor substrate 100 are etched using the hard mask pattern 115 to form an active pillar 120 .
- an etching method for forming the pillar 120 an anisotropic etching method may be used.
- a sidewall of the pillar may have a taped form due to an aspect ratio of the pillar.
- the pillar 120 may be, for example, a junction region of a transistor, that is, a source and a drain.
- a gate insulating layer 125 is covered on an outer wall of the active pillar 120 and an outer wall of the buffer layer 110 .
- the gate insulating layer 125 may be formed of, for example, a dual layer including a silicon oxide layer 130 and a silicon nitride layer 135 .
- the silicon oxide layer 130 may be formed, for example, through a thermal oxidation method.
- a gate material layer 140 is formed to surround the pillar 120 on which the gate insulating layer 125 is covered.
- the gate material layer 140 may be formed of, for example, a conductive layer such as a Ti/TiN layer, but the gate material layer is not limited thereto.
- the gate material layer 140 in the X-direction may be shown to an outer wall spacer shape of the pillar 120 .
- the gate material layer 140 in the Y-direction may be formed in a form to be filled in a space between pillars 120 .
- the semiconductor substrate 100 exposed by the gate material layer 140 is further etched to a certain depth in the X region.
- a gap-fill insulating layer 145 is formed to be sufficiently buried in the etched semiconductor substrate.
- the gap-fill insulating layer 145 may include, for example, a spin on dielectric (SOD) material.
- SOD spin on dielectric
- the gap-fill insulating layer 145 is planarized until the hard mask pattern 115 is exposed.
- a mask pattern 150 is formed on a formed on a gate pick-up region GP in the Y region.
- the hard mask layer 115 , the gap-fill insulating layer 145 , and the gate material layer 140 of the cell array region other than the gate pick-up region GP are recessed to a certain depth using the mask pattern 150 .
- the hard mask pattern 115 of the gate pick-up region GP is selectively removed.
- the gate material layer 140 of the gate pick-up region GP may be left in a form to be buried in the entire space between the pillars 120 , and the gate material layer 140 of the cell array region other than the gate pick-up region may be left in a lower portion of the space between the pillars 120 .
- the gate is defined by the recess process.
- a silicon oxide layer 152 is formed on an exposed gate material layer 140 shown in FIG. 3 , and the gate pick-up region GP.
- the buffer layer 110 and the silicon oxide layer 105 shown in FIG. 3 , of the cell array region other than the gate pick-up region are selectively removed.
- an upper region of the active pillar 120 may be opened.
- a drain D may be formed on the upper region of the active pillar 120 by an ion implantation.
- An ohmic layer 155 may be formed on the upper region of the active pillar 120 in which the drain D is formed.
- the ohmic layer 155 may be formed to cover the upper region of the active pillar 120 .
- the ohmic layer 155 may include, for example, a metal layer of Ti/TiN. However, the ohmic layer 155 is not limited thereto, and various conductive layers may be provided as the ohmic layer 155 .
- An interlayer insulating layer 160 may be formed on the semiconductor substrate 100 in which the ohmic layer 155 is formed.
- the interlayer insulating layer 160 may include a plurality of insulating layers.
- the interlayer insulating layer 160 in the space between the pillars 120 may be formed of a silicon nitride layer, and the interlayer insulating layer 160 other than the space may be formed of a silicon oxide layer.
- the interlayer insulating layer 160 is etched to form a bit line hole BH and a gate pick-up hole GH.
- a conductive layer is buried in the bit line hole BH and the gate pick-up hole GH to form a bit line 165 and a gate pick-up line 170 .
- the conductive layer constituting the bit line 165 and the gate pick-up line 170 may be formed of a barrier metal layer and a main metal layer.
- phase-change material layer PCM may be further interposed between the ohmic layer 155 and the bit line 165 .
- the gate pick-up hole GH and the bit line hole BH are substantially formed in the same process, the gate pick-up hole GH may not extend to the substrate 100 , that is, to below the pillar 120 , and is formed in the buffer layer 115 and the gate material layer 140 shown in FIG. 3 . Therefore, a short circuit between the gate pick-up line 170 and the pillar 120 , for example, between the gate pick-up line 170 and a common source line is prevented. Further, since an aspect ratio of the gate pick-up hole GH is reduced, the gate pick-up line 170 is easily filled.
- a microprocessor 1000 to which the semiconductor device according to the embodiment of the present invention is applied may control and adjust a series of processes, which receive data from various external apparatuses, process the data, and transmit processing results to the external apparatuses.
- the microprocessor 1000 may include a storage unit 1010 , an operation unit 1020 , and a control unit 1030 .
- the microprocessor 1000 may be a variety of processing apparatuses, such as a central processing unit (CPU), a graphic processing unit (GPU), a digital signal processor (DSP), or an application processor (AP).
- CPU central processing unit
- GPU graphic processing unit
- DSP digital signal processor
- AP application processor
- the storage unit 1010 may be a processor register or a register, and the storage unit may be a unit that may store data in the microprocessor 1000 and include a data register, an address register, and a floating point register.
- the storage unit 1010 may include various registers other than the above-described registers.
- the storage unit 1010 may temporarily store data to be operated in the operation unit 1020 , resulting data processed in the operation unit 1020 , and an address in which the data to be operated on, is stored.
- the storage unit 1010 may include one of the semiconductor devices according to embodiments of the present invention.
- the storage unit 1010 including the semiconductor device according to the above-described embodiment may have a structure in which a gate pick-up line is formed in a buffer layer without extension to the inside of a semiconductor substrate.
- the operation unit 1020 may be a unit that may perform an operation in the microprocessor 1000 , and perform a variety of four fundamental rules of an arithmetic operation or logic operations depending on a decryption result of a command in the control unit 1030 .
- the operation unit 1020 may include one or more arithmetic and logic units (ALUs).
- the control unit 1030 may receive a signal from the storage unit 1010 , the operation unit 1020 , or an external apparatus of the microprocessor 1000 , performs extraction or decryption of a command, or input or output control, and executes a process in a program form.
- the microprocessor 1000 may further include a cache memory unit 1040 that may temporarily store data input from an external apparatus or data to be output to an external apparatus, other than the storage unit 1010 .
- the cache memory unit 1040 may exchange data with the storage unit 1010 , the operation unit 1020 , and the control unit 1030 through a bus interface 1050 .
- a processor 1100 to which the semiconductor device according to the embodiment is applied may include various functions to implement performance improvement and multi-functions, in addition to the functions of the microprocessor that may control and adjust a series of processes, which receive data from various external apparatuses, process the data, and transmit processing results to the external apparatuses.
- the processor 1100 may include a core unit 1110 , a cache memory unit 1120 , and a bus interface 1130 .
- the core unit 1110 in the embodiment according to the present invention may be a unit that may perform arithmetic and logic operations on data input from an external apparatus, and include a storage unit 1111 , an operation unit 1112 , and a control unit 1113 .
- the processor 1100 may be a variety of system on chips (SoCs) such as a multi core processor (MCP), a GPU, or an AP.
- SoCs system on chips
- the storage unit 1111 may be a processor register or a register, and the storage unit 1111 may be a unit that may store data in the processor 1100 and include a data register, an address register, and a floating point register.
- the storage unit 1111 may include various registers other than the above-described registers.
- the storage unit 1111 may temporarily store data to be operated in the operation unit 1112 , resulting data processed in the operation unit 1112 , and an address in which the data to be operated on, is stored.
- the operation unit 1112 may be a unit that may perform an operation in the processor 1100 , and perform a variety of four fundamental rules of an arithmetic operation or logic operations depending on a decryption result of a command in the control unit 1113 .
- the operation unit 1112 may include one or more arithmetic and logic units (ALUs).
- the control unit 1113 receives a signal from the storage unit 1111 , the operation unit 1112 , or an external apparatus of the processor 1100 , performs extraction or decryption of a command, or input or output control, and executes a process in a program form.
- the cache memory unit 1120 may be a unit that may temporarily store data to supplement a data processing rate of a low speed external apparatus unlike the high speed core unit 1110 .
- the cache memory unit 1120 may include a primary storage unit 1121 , a secondary storage unit 1122 , and a tertiary storage unit 1123 .
- the cache memory unit 1120 may include the primary and secondary storage units 1121 and 1122 .
- the cache memory unit 1120 may include the tertiary storage unit 1123 .
- the cache memory unit 1120 may include more storage units. That is, the number of storage units included in the cache memory unit 1120 may be changed according to design.
- Processing rates of data storage and discrimination of the primary, secondary, and tertiary storage units 1121 , 1122 , and 1123 may be the same as or different from each other. When the processing rates of the storage units are different, the processing rate of the primary storage unit is the greatest.
- One or more of the primary storage unit 1121 , the secondary storage unit 1122 , and the tertiary storage unit 1123 in the cache memory unit 1200 may include one of the semiconductor devices according to the embodiments of the present invention.
- the cache memory unit 1120 including the semiconductor device according to the above-described embodiment may have a structure in which a gate pick-up line is formed in a buffer layer without extension to the inside of a semiconductor substrate. Further, FIG.
- all the primary, secondary, tertiary storage units 1121 , 1122 , and 1123 are disposed in the cache memory unit 1120 .
- all the primary, secondary, tertiary storage units 1121 , 1122 , and 1123 in the cache memory unit 1120 may be disposed outside the core unit 1110 , and may supplement a difference between the processing rates of the core unit 1110 and an external apparatus.
- the primary storage unit 1121 of the cache memory unit 1120 may be located in the core unit 1110
- the secondary storage unit 1122 and the tertiary storage unit 1123 may be located outside the core unit 1110 to further enforce a function to compensate a processing rate.
- the bus interface 1130 may be a unit that may couple the core unit 1110 and the cache memory unit 1120 to efficiently transmit data.
- the processor 1100 may include a plurality of core units 1110 , and the core units 1110 may share the cache memory unit 1120 .
- the core units 1110 and the cache memory unit 1120 may be coupled through the bus interface 1130 .
- the core units 1110 may have the same configuration as the above-described core unit 1110 .
- the primary storage unit 1121 of the cache memory unit 1120 may be disposed in each of the core units 1110 corresponding to the number of core units 1110 , and one secondary storage unit 1122 and one tertiary storage unit 1123 may be disposed outside the core units 1110 so that the core units share the secondary and tertiary storage units through the bus interface 1130 .
- the processing rate of the primary storage unit 1121 may be greater than those of the secondary and tertiary storage units 1122 and 1123 .
- the processor 1100 may further include an embedded memory unit 1140 that may store data, a communication module unit 1150 that may transmit and receive data to and from an external apparatus in a wired manner or a wireless manner, a memory control unit 1160 that may drive an external storage device, and a media processing unit 1170 that may process data processed in the processor 1100 or data input from an external input device, and may output a processing result to an external interface device.
- the processor may further include a plurality of modules other than the above-described components. The additional modules may transmit data to and receive data from the core unit 1110 and the cache memory unit 1120 , and transmit and receive data therebetween, through the bus interface 1130 .
- the embedded memory unit 1140 may include a volatile memory as well as a nonvolatile memory.
- the volatile memory may include a dynamic random access memory (DRAM), a mobile DRAM, a static RAM (SRAM), or the like
- the nonvolatile memory may include a read only memory (ROM), a NOR flash memory, a NAND flash memory, a phase-change RAM (PCRAM), a resistance RAM (RRAM), a spin transfer torque RAM (STTRAM), a magnetic RAM (MRAM), or the like.
- the semiconductor device according to the embodiment may also be applied to the embedded memory unit 1140 .
- the communication module unit 1150 may include all modules such as a module coupled to a wired network and a module coupled to a wireless network.
- the wired network module may include a local area network (LAN), a universal serial bus (USB), Ethernet, power line communication (PLC), or the like
- the wireless network module may include Infrared Data Association (IrDA), Code Division Multiple Access (CDMA), Time Division Multiple Access (TDMA), Frequency Division Multiple Access (FDMA), a wireless LAN, Zigbee, a Ubiquitous Sensor Network (USN), Bluetooth, Radio Frequency Identification (RFID), Long Term Evolution (LTE), Near Field Communication (NFC), Wireless Broadband Internet (Wibro), High Speed Downlink Packet Access (HSDPA), Wideband CDMA (WCDMA), Ultra WideBand (UWB), or the like.
- IrDA Infrared Data Association
- CDMA Code Division Multiple Access
- TDMA Time Division Multiple Access
- FDMA Frequency Division Multiple Access
- WLAN wireless
- the memory control unit 1160 may be a unit that may manage data transmitted between the processor 1100 and an external storage apparatus that may operate according to a different communication standard from the processor 1100 .
- the memory control unit 1160 may include a variety of memory controllers, or a controller that may control Integrated Device Electronics (IDE), Serial Advanced Technology Attachment (SATA), a Small Computer System Interface (SCSI), a Redundant Array of Independent Disks (RAID), a solid state disk (SSD), External SATA (eSATA), Personal Computer Memory Card International Association (PCMCIA), a USB, a secure digital (SD) card, a mini secure digital (mSD) card, a micro SD card, a secure digital high capacity (SDHC) card, a memory stick card, a smart media (SM) card, a multimedia card (MMC), an embedded MMC (eMMC), a compact flash (CF) card, or the like.
- IDE Integrated Device Electronics
- SATA Serial Advanced Technology Attachment
- SCSI Small Computer System Interface
- the media processing unit 1170 may be a unit that may process data processed in the processor 1100 or data input from an external input device, and may output a processing result to an external interface device so that the processing result may be transferred in video, sound, or other types.
- the media processing unit 1170 may include a GPU, a DSP, a HD audio, a high definition multimedia interface (HDMI) controller, or the like.
- a system 1200 to which the semiconductor device according to an embodiment of the present invention is applied is a data processing apparatus.
- the system 1200 may perform input, processing, output, communication, storage, and the like, to perform a series of operations on data, and include a processor 1210 , a main storage device 1220 , an auxiliary storage device 1230 , and an interface device 1240 .
- the system according to the embodiment may be a variety of electronic systems that may operate using a processor, such as a computer, a server, a personal digital assistant (PDA), a portable computer, a web tablet, a wireless phone, a mobile phone, a smart phone, a digital music player, a portable multimedia player (PMP), a camera, a global positioning system (GPS), a video camera, a voice recorder, Telematics, an audio visual (AV) system, or a smart television.
- a processor such as a computer, a server, a personal digital assistant (PDA), a portable computer, a web tablet, a wireless phone, a mobile phone, a smart phone, a digital music player, a portable multimedia player (PMP), a camera, a global positioning system (GPS), a video camera, a voice recorder, Telematics, an audio visual (AV) system, or a smart television.
- PDA personal digital assistant
- PMP portable multimedia player
- GPS global positioning system
- AV audio
- the processor 1210 is a core configuration of the system that may control interpretation of an input command and processing such as an operation and comparison of data stored in the system, and may include a MPU, a CPU, a single/multi core processor, a GPU, an AP, a DSP, or the like.
- the main storage device 1220 is a storage area that may receive a program or data from the auxiliary storage device 1230 and execute the program or the data when the program is executed.
- the main storage device 1220 retains the stored contents even in power off, and may include the semiconductor device according to the above-described embodiment.
- the main storage device 1220 may have a structure in which a gate pick-up line is formed in a buffer layer without extension to the inside of a semiconductor substrate.
- the main storage device 1220 may further include an SRAM or a DRAM of a volatile memory type in which all contents are erased in power off.
- the main storage device 1220 may not include the semiconductor device according to the embodiment but may include an SRAM or a DRAM of a volatile memory type in which all contents are erased in power off.
- the auxiliary storage device 1230 is a storage device that may store a program code or data.
- the auxiliary storage device 1230 may have a lower data processing rate than the main storage device 1220 , but may store large amounts of data and include the semiconductor device according to the above-described embodiment.
- the auxiliary storage unit 1230 may have a structure in which a gate pick-up line is formed in a buffer layer without extension to the inside of a semiconductor substrate.
- auxiliary storage device 1230 may further include a data storage system (not shown), such as a magnetic tape or a magnetic disc using a magnetism, a laser disc using light, a magneto-optical disc using a magnetism and light, an SSD, a USB memory, an SD card, an mSD card, a micro SD card, an SDHC card, a memory stick card, an SM card, an MMC, an eMMC, or a CF card.
- a data storage system such as a magnetic tape or a magnetic disc using a magnetism, a laser disc using light, a magneto-optical disc using a magnetism and light, an SSD, a USB memory, an SD card, an mSD card, a micro SD card, an SDHC card, a memory stick card, an SM card, an MMC, an eMMC, or a CF card.
- the auxiliary storage device 1230 may not include the semiconductor device according to the above-described embodiment but may include a data storage system (not shown), such as a magnetic tape or a magnetic disc using a magnetism, a laser disc using light, a magneto-optical disc using a magnetism and light, an SSD, a USB memory, an SD card, an mSD card, a micro SD card, an SDHC card, a memory stick card, an SM card, an MMC, an eMMC, or a CF card.
- a data storage system such as a magnetic tape or a magnetic disc using a magnetism, a laser disc using light, a magneto-optical disc using a magnetism and light, an SSD, a USB memory, an SD card, an mSD card, a micro SD card, an SDHC card, a memory stick card, an SM card, an MMC, an eMMC, or a CF card.
- the interface device 1240 may exchange a command and data of an external apparatus with the system of the embodiment, and may be a keypad, a keyboard, a mouse, a speaker, a microphone, a display, a variety of Human Interface Devices (HIDs), or a communication device.
- the communication device may include all modules such as a module coupled to a wired network and a module coupled to a wireless network.
- the wired network module may include a LAN, a USB, Ethernet, PLC, or the like, and the wireless network module may include IrDA, CDMA, TDMA, FDMA, a wireless LAN, Zigbee, a USN, Bluetooth, RFID, LTE, NFC, Wibro, HSDPA, WCDMA, UWB, or the like.
Abstract
Description
- This application claims priority under 35 U.S.C. 119(a) to Korean application No. 10-2014-0037800, filed on Mar. 31, 2014, which is incorporated by reference in its entirety as set forth in full.
- 1. Technical Field
- Various embodiments of the present invention relate to a three-dimensional (3D) semiconductor integrated circuit and a method of manufacturing the same, and more particularly, to a 3D semiconductor integrated circuit capable of improving gate pick-up failures, and a method of manufacturing the same.
- 2. Related Art
- With the rapid development of mobile and digital information communication and the consumer-electronic industry, studies on existing electronic charge controlled-devices may encounter limitations. To overcome the limitations, new functional memory devices having novel designs need to be developed. Particularly, next-generation memory devices with large capacities, ultra-high speed and ultra-low power need to be developed to satisfy demands of large capacity memories used in main information devices.
- Resistive memory devices using a resistance material as a memory medium have been suggested as the next-generation memory devices, and typical examples of resistive memory devices are phase-change random access memories (PCRAMs), resistance RAMs (ReRAMs), or magnetic RAMs (MRAMs).
- A resistive memory device may be typically formed of a switching device and a resistance device and may store data “0” or “1,” according to a state of the resistance device.
- A final target of the resistive memory devices is to improve integration density and to integrate as many memory cells as possible in a limited small area. In recent years, methods of forming the resistive memory devices into 3D structures have been also suggested, and there is a growing need for a method of stably stacking a plurality of memory cells having narrower line width.
- A typical method of manufacturing a resistive memory device having a 3D structure includes a method of forming a switching device using a vertical pillar as a vertical channel layer.
- The 3D channel structure having a vertical pillar, has a vertical surround gate. The vertical surround gate structure may be formed to surround a lower region of the pillar. The vertical surround gates may form a gate pick-up in a predetermined region. The gate pick-up line may be electrically contacted to the gate using a general contact process. Since the gate is formed to surround a circumference of a lower portion of the pillar, an over-etching process is used to form a contact hole (hereinafter, referred to as a gate pick-up hole) for forming the gate pick-up line.
- However, when using the over-etching process, the contact hole may penetrate a substrate region (for example, source region) located below the pillar, and thus a short circuit between the gate pick-up line and the substrate portion (for example, source region) of the pillar, may be caused.
- As described above, as the gate is formed to surround the circumference of the lower portion of the pillar, the contact hole for forming the gate pick-up line also has a depth approaching a height of the pillar. Therefore, an aspect ratio of the contact hole in which the gate pick-up line is formed is increased, and thus a void may occur in the gate pick-up line.
- According to an embodiment of the present invention, there is provided a semiconductor integrated circuit. The semiconductor integrated circuit may include a plurality of active pillars formed in a gate pick-up region, buffer layers formed on the respective active pillars in the gate pick-up region, gates each surrounding an outer circumference of the corresponding active pillar and the corresponding buffer layer, and a gate pick-up line electrically coupled to the gate.
- According to an embodiment of the present invention, there is provided a semiconductor integrated circuit, wherein the semiconductor integrated circuit may include a semiconductor substrate having a cell array region and a gate pick-up region which include a plurality of pillars, respectively, buffer layers formed on the respective pillars included in the gate pick-up region, first gates formed on an outer circumference of the respective pillars included in the cell array region, second gates each surrounding an outer circumference of the corresponding pillar and the corresponding buffer layer included in the gate pick-up region, and a gate pick-up line electrically coupled to the second gates.
- According to another embodiment of the present invention, there is provided a method of manufacturing a semiconductor integrated circuit. The method may include forming a buffer layer on a semiconductor substrate including a cell array region and a gate pick-up region, etching a predetermined portion of the buffer layer and the semiconductor substrate to form a plurality of pillars, forming first gates each surrounding a circumference of the respective pillars included in the cell array region, and second gates each surrounding a circumference of the respective pillars and the etched buffer layer included in the gate pick-up region, forming an insulating layer on the semiconductor substrate in which the first gate and the second gate are formed, forming a gate pick-up hole to expose the buffer layer and the second gates in the gate pick-up region, and filling a conductive layer in the gate pick-up hole to form a gate pick-up line.
- These and other features, aspects, and embodiments are described below.
- The above and other aspects, features and other advantages of the subject matter of the present disclosure will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
-
FIGS. 1 to 4 are cross-sectional views illustrating a method of manufacturing a semiconductor integrated circuit according to an embodiment of the present invention; -
FIG. 5 is a cross-sectional view illustrating a semiconductor integrated circuit according to another embodiment of the present invention; -
FIG. 6 is a block diagram illustrating a microprocessor according to an embodiment of the present invention; -
FIG. 7 is a block diagram illustrating a processor according to an embodiment of the present invention; and -
FIG. 8 is a block diagram illustrating a system according to an embodiment of the present invention. - Hereinafter, various exemplary embodiments will be described in greater detail with reference to the accompanying drawings. Exemplary embodiments are described herein with reference to cross-sectional illustrations that are schematic illustrations of exemplary embodiments (and intermediate structures). As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, exemplary embodiments should not be construed as limited to the particular shapes of regions illustrated herein but may include deviations in shapes that result, for example, from manufacturing. In the drawings, lengths and sizes of layers and regions may be exaggerated for clarity. Like reference numerals in the drawings denote like elements. It is also understood that when a layer is referred to as being “on” another layer or substrate, it can be directly on the other or substrate, or intervening layers may also be present. It is also noted that in this specification, “connected/coupled” refers to one component not only directly coupling another component but also indirectly coupling another component through an intermediate component. In addition, a singular form may include a plural form as long as it is not specifically mentioned in a sentence.
- Embodiments according to the present invention are described herein with reference to cross-section and/or plan illustrations that are schematic illustrations of preferred embodiments of the present invention. However, embodiments of the present invention should not be limited construed as limited to the present invention. Although a few embodiments of the present invention will be shown and described, it will be appreciated by those of ordinary skill in the art that changes may be made in these exemplary embodiments without departing from the principles and spirit of the present invention.
- Referring to
FIG. 1 , asilicon oxide layer 105 and abuffer layer 110 are sequentially deposited on asemiconductor substrate 100. Thesemiconductor substrate 100 shown inFIG. 1 may be, for example, a cell array region including a gate pick-up region. An “X” region inFIG. 1 may illustrate a cross-section in a direction substantially perpendicular to an extending direction of a gate line to be formed later, and a “Y” region may illustrate a cross-section in a direction substantially parallel to the extending direction of the gate line. Thebuffer layer 110 may include a silicon nitride layer or a layer having etching selectivity to a silicon oxide layer. Thebuffer layer 110 may include a polysilicon layer. Ahard mask pattern 115 for defining apillar 120 is formed on thebuffer layer 110. Thehard mask pattern 115 may include, for example, a silicon nitride layer. Thebuffer layer 110, thesilicon oxide layer 105, and thesemiconductor substrate 100 are etched using thehard mask pattern 115 to form anactive pillar 120. As an etching method for forming thepillar 120, an anisotropic etching method may be used. However, a sidewall of the pillar may have a taped form due to an aspect ratio of the pillar. Thepillar 120 may be, for example, a junction region of a transistor, that is, a source and a drain. - A
gate insulating layer 125 is covered on an outer wall of theactive pillar 120 and an outer wall of thebuffer layer 110. Thegate insulating layer 125 may be formed of, for example, a dual layer including a silicon oxide layer 130 and a silicon nitride layer 135. The silicon oxide layer 130 may be formed, for example, through a thermal oxidation method. - A
gate material layer 140 is formed to surround thepillar 120 on which thegate insulating layer 125 is covered. Thegate material layer 140 may be formed of, for example, a conductive layer such as a Ti/TiN layer, but the gate material layer is not limited thereto. Thegate material layer 140 in the X-direction may be shown to an outer wall spacer shape of thepillar 120. Thegate material layer 140 in the Y-direction may be formed in a form to be filled in a space betweenpillars 120. - The
semiconductor substrate 100 exposed by thegate material layer 140 is further etched to a certain depth in the X region. A gap-fill insulating layer 145 is formed to be sufficiently buried in the etched semiconductor substrate. The gap-fill insulating layer 145 may include, for example, a spin on dielectric (SOD) material. The gap-fill insulating layer 145 may penetrate the inside of thesemiconductor substrate 100 between thepillars 120 to obtain sufficient node isolation. - Referring to
FIG. 2 , the gap-fill insulating layer 145 is planarized until thehard mask pattern 115 is exposed. Amask pattern 150 is formed on a formed on a gate pick-up region GP in the Y region. - Referring to
FIG. 3 , thehard mask layer 115, the gap-fill insulating layer 145, and thegate material layer 140 of the cell array region other than the gate pick-up region GP are recessed to a certain depth using themask pattern 150. After themask pattern 150 is removed, thehard mask pattern 115 of the gate pick-up region GP is selectively removed. - The
gate material layer 140 of the gate pick-up region GP may be left in a form to be buried in the entire space between thepillars 120, and thegate material layer 140 of the cell array region other than the gate pick-up region may be left in a lower portion of the space between thepillars 120. The gate is defined by the recess process. - Referring to
FIG. 4 , asilicon oxide layer 152 is formed on an exposedgate material layer 140 shown inFIG. 3 , and the gate pick-up region GP. Thebuffer layer 110 and thesilicon oxide layer 105 shown inFIG. 3 , of the cell array region other than the gate pick-up region are selectively removed. Thus, an upper region of theactive pillar 120 may be opened. A drain D may be formed on the upper region of theactive pillar 120 by an ion implantation. Anohmic layer 155 may be formed on the upper region of theactive pillar 120 in which the drain D is formed. For example, theohmic layer 155 may be formed to cover the upper region of theactive pillar 120. Theohmic layer 155 may include, for example, a metal layer of Ti/TiN. However, theohmic layer 155 is not limited thereto, and various conductive layers may be provided as theohmic layer 155. An interlayer insulatinglayer 160 may be formed on thesemiconductor substrate 100 in which theohmic layer 155 is formed. The interlayer insulatinglayer 160 may include a plurality of insulating layers. For example, theinterlayer insulating layer 160 in the space between thepillars 120 may be formed of a silicon nitride layer, and the interlayer insulatinglayer 160 other than the space may be formed of a silicon oxide layer. - The interlayer insulating
layer 160 is etched to form a bit line hole BH and a gate pick-up hole GH. A conductive layer is buried in the bit line hole BH and the gate pick-up hole GH to form abit line 165 and a gate pick-upline 170. The conductive layer constituting thebit line 165 and the gate pick-upline 170 may be formed of a barrier metal layer and a main metal layer. - Referring to
FIG. 5 , a phase-change material layer PCM may be further interposed between theohmic layer 155 and thebit line 165. - Since the gate pick-up hole GH and the bit line hole BH are substantially formed in the same process, the gate pick-up hole GH may not extend to the
substrate 100, that is, to below thepillar 120, and is formed in thebuffer layer 115 and thegate material layer 140 shown inFIG. 3 . Therefore, a short circuit between the gate pick-upline 170 and thepillar 120, for example, between the gate pick-upline 170 and a common source line is prevented. Further, since an aspect ratio of the gate pick-up hole GH is reduced, the gate pick-upline 170 is easily filled. - As illustrated in
FIG. 6 , amicroprocessor 1000 to which the semiconductor device according to the embodiment of the present invention is applied may control and adjust a series of processes, which receive data from various external apparatuses, process the data, and transmit processing results to the external apparatuses. Themicroprocessor 1000 may include astorage unit 1010, anoperation unit 1020, and acontrol unit 1030. Themicroprocessor 1000 may be a variety of processing apparatuses, such as a central processing unit (CPU), a graphic processing unit (GPU), a digital signal processor (DSP), or an application processor (AP). - The
storage unit 1010 may be a processor register or a register, and the storage unit may be a unit that may store data in themicroprocessor 1000 and include a data register, an address register, and a floating point register. Thestorage unit 1010 may include various registers other than the above-described registers. Thestorage unit 1010 may temporarily store data to be operated in theoperation unit 1020, resulting data processed in theoperation unit 1020, and an address in which the data to be operated on, is stored. - The
storage unit 1010 may include one of the semiconductor devices according to embodiments of the present invention. Thestorage unit 1010 including the semiconductor device according to the above-described embodiment may have a structure in which a gate pick-up line is formed in a buffer layer without extension to the inside of a semiconductor substrate. - The
operation unit 1020 may be a unit that may perform an operation in themicroprocessor 1000, and perform a variety of four fundamental rules of an arithmetic operation or logic operations depending on a decryption result of a command in thecontrol unit 1030. Theoperation unit 1020 may include one or more arithmetic and logic units (ALUs). - The
control unit 1030 may receive a signal from thestorage unit 1010, theoperation unit 1020, or an external apparatus of themicroprocessor 1000, performs extraction or decryption of a command, or input or output control, and executes a process in a program form. - The
microprocessor 1000 according to the embodiment may further include acache memory unit 1040 that may temporarily store data input from an external apparatus or data to be output to an external apparatus, other than thestorage unit 1010. Thecache memory unit 1040 may exchange data with thestorage unit 1010, theoperation unit 1020, and thecontrol unit 1030 through abus interface 1050. - As illustrated in
FIG. 7 , aprocessor 1100 to which the semiconductor device according to the embodiment is applied may include various functions to implement performance improvement and multi-functions, in addition to the functions of the microprocessor that may control and adjust a series of processes, which receive data from various external apparatuses, process the data, and transmit processing results to the external apparatuses. Theprocessor 1100 may include acore unit 1110, acache memory unit 1120, and abus interface 1130. Thecore unit 1110 in the embodiment according to the present invention may be a unit that may perform arithmetic and logic operations on data input from an external apparatus, and include a storage unit 1111, anoperation unit 1112, and a control unit 1113. Theprocessor 1100 may be a variety of system on chips (SoCs) such as a multi core processor (MCP), a GPU, or an AP. - The storage unit 1111 may be a processor register or a register, and the storage unit 1111 may be a unit that may store data in the
processor 1100 and include a data register, an address register, and a floating point register. The storage unit 1111 may include various registers other than the above-described registers. The storage unit 1111 may temporarily store data to be operated in theoperation unit 1112, resulting data processed in theoperation unit 1112, and an address in which the data to be operated on, is stored. Theoperation unit 1112 may be a unit that may perform an operation in theprocessor 1100, and perform a variety of four fundamental rules of an arithmetic operation or logic operations depending on a decryption result of a command in the control unit 1113. Theoperation unit 1112 may include one or more arithmetic and logic units (ALUs). The control unit 1113 receives a signal from the storage unit 1111, theoperation unit 1112, or an external apparatus of theprocessor 1100, performs extraction or decryption of a command, or input or output control, and executes a process in a program form. - The
cache memory unit 1120 may be a unit that may temporarily store data to supplement a data processing rate of a low speed external apparatus unlike the highspeed core unit 1110. Thecache memory unit 1120 may include aprimary storage unit 1121, asecondary storage unit 1122, and atertiary storage unit 1123. In general, thecache memory unit 1120 may include the primary andsecondary storage units cache memory unit 1120 may include thetertiary storage unit 1123. Thecache memory unit 1120 may include more storage units. That is, the number of storage units included in thecache memory unit 1120 may be changed according to design. Processing rates of data storage and discrimination of the primary, secondary, andtertiary storage units primary storage unit 1121, thesecondary storage unit 1122, and thetertiary storage unit 1123 in thecache memory unit 1200 may include one of the semiconductor devices according to the embodiments of the present invention. Thecache memory unit 1120 including the semiconductor device according to the above-described embodiment may have a structure in which a gate pick-up line is formed in a buffer layer without extension to the inside of a semiconductor substrate. Further,FIG. 7 has illustrated that all the primary, secondary,tertiary storage units cache memory unit 1120. However, all the primary, secondary,tertiary storage units cache memory unit 1120 may be disposed outside thecore unit 1110, and may supplement a difference between the processing rates of thecore unit 1110 and an external apparatus. Further, theprimary storage unit 1121 of thecache memory unit 1120 may be located in thecore unit 1110, and thesecondary storage unit 1122 and thetertiary storage unit 1123 may be located outside thecore unit 1110 to further enforce a function to compensate a processing rate. - The
bus interface 1130 may be a unit that may couple thecore unit 1110 and thecache memory unit 1120 to efficiently transmit data. - The
processor 1100 according to the embodiment of the present invention may include a plurality ofcore units 1110, and thecore units 1110 may share thecache memory unit 1120. Thecore units 1110 and thecache memory unit 1120 may be coupled through thebus interface 1130. Thecore units 1110 may have the same configuration as the above-describedcore unit 1110. When thecore units 1110 are provided, theprimary storage unit 1121 of thecache memory unit 1120 may be disposed in each of thecore units 1110 corresponding to the number ofcore units 1110, and onesecondary storage unit 1122 and onetertiary storage unit 1123 may be disposed outside thecore units 1110 so that the core units share the secondary and tertiary storage units through thebus interface 1130. Here, the processing rate of theprimary storage unit 1121 may be greater than those of the secondary andtertiary storage units - The
processor 1100 according to the embodiment may further include an embeddedmemory unit 1140 that may store data, acommunication module unit 1150 that may transmit and receive data to and from an external apparatus in a wired manner or a wireless manner, amemory control unit 1160 that may drive an external storage device, and amedia processing unit 1170 that may process data processed in theprocessor 1100 or data input from an external input device, and may output a processing result to an external interface device. The processor may further include a plurality of modules other than the above-described components. The additional modules may transmit data to and receive data from thecore unit 1110 and thecache memory unit 1120, and transmit and receive data therebetween, through thebus interface 1130. - The embedded
memory unit 1140 may include a volatile memory as well as a nonvolatile memory. The volatile memory may include a dynamic random access memory (DRAM), a mobile DRAM, a static RAM (SRAM), or the like, and the nonvolatile memory may include a read only memory (ROM), a NOR flash memory, a NAND flash memory, a phase-change RAM (PCRAM), a resistance RAM (RRAM), a spin transfer torque RAM (STTRAM), a magnetic RAM (MRAM), or the like. The semiconductor device according to the embodiment may also be applied to the embeddedmemory unit 1140. - The
communication module unit 1150 may include all modules such as a module coupled to a wired network and a module coupled to a wireless network. The wired network module may include a local area network (LAN), a universal serial bus (USB), Ethernet, power line communication (PLC), or the like, and the wireless network module may include Infrared Data Association (IrDA), Code Division Multiple Access (CDMA), Time Division Multiple Access (TDMA), Frequency Division Multiple Access (FDMA), a wireless LAN, Zigbee, a Ubiquitous Sensor Network (USN), Bluetooth, Radio Frequency Identification (RFID), Long Term Evolution (LTE), Near Field Communication (NFC), Wireless Broadband Internet (Wibro), High Speed Downlink Packet Access (HSDPA), Wideband CDMA (WCDMA), Ultra WideBand (UWB), or the like. - The
memory control unit 1160 may be a unit that may manage data transmitted between theprocessor 1100 and an external storage apparatus that may operate according to a different communication standard from theprocessor 1100. Thememory control unit 1160 may include a variety of memory controllers, or a controller that may control Integrated Device Electronics (IDE), Serial Advanced Technology Attachment (SATA), a Small Computer System Interface (SCSI), a Redundant Array of Independent Disks (RAID), a solid state disk (SSD), External SATA (eSATA), Personal Computer Memory Card International Association (PCMCIA), a USB, a secure digital (SD) card, a mini secure digital (mSD) card, a micro SD card, a secure digital high capacity (SDHC) card, a memory stick card, a smart media (SM) card, a multimedia card (MMC), an embedded MMC (eMMC), a compact flash (CF) card, or the like. - The
media processing unit 1170 may be a unit that may process data processed in theprocessor 1100 or data input from an external input device, and may output a processing result to an external interface device so that the processing result may be transferred in video, sound, or other types. Themedia processing unit 1170 may include a GPU, a DSP, a HD audio, a high definition multimedia interface (HDMI) controller, or the like. - As illustrated in
FIG. 8 , asystem 1200 to which the semiconductor device according to an embodiment of the present invention is applied, is a data processing apparatus. Thesystem 1200 may perform input, processing, output, communication, storage, and the like, to perform a series of operations on data, and include aprocessor 1210, amain storage device 1220, anauxiliary storage device 1230, and aninterface device 1240. The system according to the embodiment may be a variety of electronic systems that may operate using a processor, such as a computer, a server, a personal digital assistant (PDA), a portable computer, a web tablet, a wireless phone, a mobile phone, a smart phone, a digital music player, a portable multimedia player (PMP), a camera, a global positioning system (GPS), a video camera, a voice recorder, Telematics, an audio visual (AV) system, or a smart television. - The
processor 1210 is a core configuration of the system that may control interpretation of an input command and processing such as an operation and comparison of data stored in the system, and may include a MPU, a CPU, a single/multi core processor, a GPU, an AP, a DSP, or the like. - The
main storage device 1220 is a storage area that may receive a program or data from theauxiliary storage device 1230 and execute the program or the data when the program is executed. Themain storage device 1220 retains the stored contents even in power off, and may include the semiconductor device according to the above-described embodiment. Themain storage device 1220 may have a structure in which a gate pick-up line is formed in a buffer layer without extension to the inside of a semiconductor substrate. - The
main storage device 1220 according to the embodiment may further include an SRAM or a DRAM of a volatile memory type in which all contents are erased in power off. Alternatively, themain storage device 1220 may not include the semiconductor device according to the embodiment but may include an SRAM or a DRAM of a volatile memory type in which all contents are erased in power off. - The
auxiliary storage device 1230 is a storage device that may store a program code or data. Theauxiliary storage device 1230 may have a lower data processing rate than themain storage device 1220, but may store large amounts of data and include the semiconductor device according to the above-described embodiment. Theauxiliary storage unit 1230 may have a structure in which a gate pick-up line is formed in a buffer layer without extension to the inside of a semiconductor substrate. - An area of the
auxiliary storage device 1230 according to the embodiment may be reduced, to reduce a size of thesystem 1200 and increase portability of thesystem 1200. Further, theauxiliary storage device 1230 may further include a data storage system (not shown), such as a magnetic tape or a magnetic disc using a magnetism, a laser disc using light, a magneto-optical disc using a magnetism and light, an SSD, a USB memory, an SD card, an mSD card, a micro SD card, an SDHC card, a memory stick card, an SM card, an MMC, an eMMC, or a CF card. Alternatively, theauxiliary storage device 1230 may not include the semiconductor device according to the above-described embodiment but may include a data storage system (not shown), such as a magnetic tape or a magnetic disc using a magnetism, a laser disc using light, a magneto-optical disc using a magnetism and light, an SSD, a USB memory, an SD card, an mSD card, a micro SD card, an SDHC card, a memory stick card, an SM card, an MMC, an eMMC, or a CF card. - The
interface device 1240 may exchange a command and data of an external apparatus with the system of the embodiment, and may be a keypad, a keyboard, a mouse, a speaker, a microphone, a display, a variety of Human Interface Devices (HIDs), or a communication device. The communication device may include all modules such as a module coupled to a wired network and a module coupled to a wireless network. The wired network module may include a LAN, a USB, Ethernet, PLC, or the like, and the wireless network module may include IrDA, CDMA, TDMA, FDMA, a wireless LAN, Zigbee, a USN, Bluetooth, RFID, LTE, NFC, Wibro, HSDPA, WCDMA, UWB, or the like. - The above embodiments of the present invention are illustrative and not limitative. Various alternatives and equivalents are possible. The invention is not limited by the embodiments described herein. Nor is the invention limited to any specific type of semiconductor device. Other additions, subtractions, or modifications are obvious in view of the present disclosure and are intended to fall within the scope of the appended claims.
Claims (19)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/856,082 US9240479B1 (en) | 2014-03-31 | 2015-09-16 | Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same |
US14/856,125 US9257487B2 (en) | 2014-03-31 | 2015-09-16 | Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2014-0037800 | 2014-03-31 | ||
KR1020140037800A KR20150114085A (en) | 2014-03-31 | 2014-03-31 | 3 Dimensional Semiconductor Integrated Circuit Having Gate Pick-up Line and Method of Manufacturing The Same |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/856,082 Division US9240479B1 (en) | 2014-03-31 | 2015-09-16 | Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same |
US14/856,125 Division US9257487B2 (en) | 2014-03-31 | 2015-09-16 | Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150279952A1 true US20150279952A1 (en) | 2015-10-01 |
US9166015B1 US9166015B1 (en) | 2015-10-20 |
Family
ID=54191517
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/303,359 Active US9166015B1 (en) | 2014-03-31 | 2014-06-12 | Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same |
US14/856,125 Active US9257487B2 (en) | 2014-03-31 | 2015-09-16 | Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same |
US14/856,082 Active US9240479B1 (en) | 2014-03-31 | 2015-09-16 | Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same |
Family Applications After (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/856,125 Active US9257487B2 (en) | 2014-03-31 | 2015-09-16 | Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same |
US14/856,082 Active US9240479B1 (en) | 2014-03-31 | 2015-09-16 | Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same |
Country Status (2)
Country | Link |
---|---|
US (3) | US9166015B1 (en) |
KR (1) | KR20150114085A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180358459A1 (en) * | 2016-06-09 | 2018-12-13 | International Business Machines Corporation | Self-aligned shallow trench isolation and doping for vertical fin transistors |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9722041B2 (en) * | 2012-09-19 | 2017-08-01 | Vishay-Siliconix | Breakdown voltage blocking device |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040058481A1 (en) * | 2002-09-24 | 2004-03-25 | Xu Robert Q. | Method of forming self aligned contacts for a power mosfet |
US20110039381A1 (en) * | 2009-08-11 | 2011-02-17 | Yong-Hoon Son | Semiconductor Devices Semiconductor Pillars and Method of Fabricating the Same |
US20110104862A1 (en) * | 2009-11-05 | 2011-05-05 | Elpida Memory, Inc. | Method of forming semiconductor device and semiconductor device |
US20110151666A1 (en) * | 2009-12-22 | 2011-06-23 | Eun-Jung Ko | Method for fabricating semiconductor device |
US20130052780A1 (en) * | 2011-08-24 | 2013-02-28 | Samsung Electronics Co., Ltd. | Semiconductor devices and methods of fabricating the same |
US20140061750A1 (en) * | 2012-08-31 | 2014-03-06 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
US20140145238A1 (en) * | 2012-11-29 | 2014-05-29 | Micron Technology, Inc. | Semiconductor devices and fabrication methods |
US20140203357A1 (en) * | 2013-01-24 | 2014-07-24 | Daeik Kim | Semiconductor Device and Method of Manufacturing the Same |
US20140252460A1 (en) * | 2013-03-11 | 2014-09-11 | Yeeheng Lee | High Density MOSFET Array with Self-Aligned Contacts Delimited by Nitride-Capped Trench Gate Stacks and Method |
US20140254239A1 (en) * | 2013-03-05 | 2014-09-11 | SK Hynix Inc. | Electronic device comprising a semiconductor memory unit |
US20150214232A1 (en) * | 2012-09-12 | 2015-07-30 | Ps4 Luxco S.A.R.L. | Semiconductor device and manufacturing method thereof |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20070058906A (en) | 2005-12-05 | 2007-06-11 | 삼성전자주식회사 | Method of fabricating semiconductor memory device having vertical transistor |
KR20110015337A (en) | 2009-08-07 | 2011-02-15 | 주식회사 하이닉스반도체 | Method for fabricating vertical type non-volatile memory device |
US9196701B2 (en) * | 2013-03-11 | 2015-11-24 | Alpha And Omega Semiconductor Incorporated | High density MOSFET array with self-aligned contacts enhancement plug and method |
-
2014
- 2014-03-31 KR KR1020140037800A patent/KR20150114085A/en not_active Application Discontinuation
- 2014-06-12 US US14/303,359 patent/US9166015B1/en active Active
-
2015
- 2015-09-16 US US14/856,125 patent/US9257487B2/en active Active
- 2015-09-16 US US14/856,082 patent/US9240479B1/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040058481A1 (en) * | 2002-09-24 | 2004-03-25 | Xu Robert Q. | Method of forming self aligned contacts for a power mosfet |
US20110039381A1 (en) * | 2009-08-11 | 2011-02-17 | Yong-Hoon Son | Semiconductor Devices Semiconductor Pillars and Method of Fabricating the Same |
US20110104862A1 (en) * | 2009-11-05 | 2011-05-05 | Elpida Memory, Inc. | Method of forming semiconductor device and semiconductor device |
US20110151666A1 (en) * | 2009-12-22 | 2011-06-23 | Eun-Jung Ko | Method for fabricating semiconductor device |
US20130052780A1 (en) * | 2011-08-24 | 2013-02-28 | Samsung Electronics Co., Ltd. | Semiconductor devices and methods of fabricating the same |
US20140061750A1 (en) * | 2012-08-31 | 2014-03-06 | SK Hynix Inc. | Semiconductor device and method of manufacturing the same |
US20150214232A1 (en) * | 2012-09-12 | 2015-07-30 | Ps4 Luxco S.A.R.L. | Semiconductor device and manufacturing method thereof |
US20140145238A1 (en) * | 2012-11-29 | 2014-05-29 | Micron Technology, Inc. | Semiconductor devices and fabrication methods |
US20140203357A1 (en) * | 2013-01-24 | 2014-07-24 | Daeik Kim | Semiconductor Device and Method of Manufacturing the Same |
US20140254239A1 (en) * | 2013-03-05 | 2014-09-11 | SK Hynix Inc. | Electronic device comprising a semiconductor memory unit |
US20140252460A1 (en) * | 2013-03-11 | 2014-09-11 | Yeeheng Lee | High Density MOSFET Array with Self-Aligned Contacts Delimited by Nitride-Capped Trench Gate Stacks and Method |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180358459A1 (en) * | 2016-06-09 | 2018-12-13 | International Business Machines Corporation | Self-aligned shallow trench isolation and doping for vertical fin transistors |
US10593803B2 (en) * | 2016-06-09 | 2020-03-17 | International Business Machines Corporation | Self-aligned shallow trench isolation and doping for vertical fin transistors |
Also Published As
Publication number | Publication date |
---|---|
US9257487B2 (en) | 2016-02-09 |
US20160005794A1 (en) | 2016-01-07 |
US20160005859A1 (en) | 2016-01-07 |
KR20150114085A (en) | 2015-10-12 |
US9240479B1 (en) | 2016-01-19 |
US9166015B1 (en) | 2015-10-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10483272B2 (en) | Electronic device and method for fabricating the same | |
US9653474B2 (en) | Electronic device and method for fabricating the same | |
KR102156643B1 (en) | Semiconductor device and manufacturing method of the same | |
KR102002955B1 (en) | Semiconductor device and method for manufacturing the same, and micro processor, processor, system, data storage system and memory system including the semiconductor device | |
US9761710B2 (en) | Vertical-channel semiconductor device | |
KR101994309B1 (en) | Semiconductor device and method for manufacturing the same, and micro processor, processor, system, data storage system and memory system including the semiconductor device | |
KR102019375B1 (en) | Semiconductor device and method for manufacturing the same, and micro processor, processor, system, data storage system and memory system including the semiconductor device | |
US9305975B2 (en) | 3 dimensional semiconductor device having a lateral channel | |
KR102631425B1 (en) | Electronic device and method of forming the same | |
US9570511B2 (en) | Electronic device having buried gate and method for fabricating the same | |
KR20170079090A (en) | Electronic device and method for fabricating the same | |
US9209226B2 (en) | Three-dimensional semiconductor device and method of manufacturing the same | |
KR20170013457A (en) | Electronic device and method for fabricating the same | |
US9153579B2 (en) | Semiconductor device having extended buried gate | |
US9257487B2 (en) | Three dimensional semiconductor integrated circuit having gate pick-up line and method of manufacturing the same | |
US10483374B2 (en) | Electronic device including transistor and method for fabricating the same | |
KR20160073792A (en) | Electronic device and method for fabricating the same | |
KR20160023338A (en) | Electronic device | |
US20150200358A1 (en) | Semiconductor integrated circuit device having variable resistive layer and method of manufacturing the same | |
KR20150102314A (en) | Electronic device and method for fabricating the same | |
KR20170133008A (en) | Electronic device and method for fabricating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SK HYNIX INC., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHUNG, ISAAC;KIM, JIN HA;REEL/FRAME:033145/0835 Effective date: 20140508 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |