US20160358853A1 - Method of manufacturing semiconductor device and semiconductor device - Google Patents
Method of manufacturing semiconductor device and semiconductor device Download PDFInfo
- Publication number
- US20160358853A1 US20160358853A1 US15/238,471 US201615238471A US2016358853A1 US 20160358853 A1 US20160358853 A1 US 20160358853A1 US 201615238471 A US201615238471 A US 201615238471A US 2016358853 A1 US2016358853 A1 US 2016358853A1
- Authority
- US
- United States
- Prior art keywords
- film
- wiring
- semiconductor device
- aluminum
- nitride film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 222
- 238000004519 manufacturing process Methods 0.000 title description 57
- 239000000758 substrate Substances 0.000 claims abstract description 87
- 229910052782 aluminium Inorganic materials 0.000 claims abstract description 69
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims abstract description 69
- 229910052581 Si3N4 Inorganic materials 0.000 claims abstract description 60
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims abstract description 60
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 claims abstract description 43
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 49
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 46
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 25
- 239000000523 sample Substances 0.000 claims description 7
- 239000010408 film Substances 0.000 description 517
- 238000010586 diagram Methods 0.000 description 60
- 239000011229 interlayer Substances 0.000 description 55
- 238000005755 formation reaction Methods 0.000 description 36
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 27
- 238000005516 engineering process Methods 0.000 description 27
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 25
- 239000010936 titanium Substances 0.000 description 25
- 229910052719 titanium Inorganic materials 0.000 description 25
- 230000015572 biosynthetic process Effects 0.000 description 23
- 238000005229 chemical vapour deposition Methods 0.000 description 21
- 239000000126 substance Substances 0.000 description 20
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 19
- 238000005530 etching Methods 0.000 description 19
- 238000009832 plasma treatment Methods 0.000 description 17
- 229910000069 nitrogen hydride Inorganic materials 0.000 description 15
- 239000010410 layer Substances 0.000 description 14
- 239000012535 impurity Substances 0.000 description 13
- 239000004020 conductor Substances 0.000 description 12
- 238000005260 corrosion Methods 0.000 description 12
- 230000007797 corrosion Effects 0.000 description 12
- 238000000206 photolithography Methods 0.000 description 12
- 238000012360 testing method Methods 0.000 description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 10
- 239000007789 gas Substances 0.000 description 10
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 10
- 229910052737 gold Inorganic materials 0.000 description 10
- 239000010931 gold Substances 0.000 description 10
- 238000000034 method Methods 0.000 description 10
- 238000000059 patterning Methods 0.000 description 10
- 229910021332 silicide Inorganic materials 0.000 description 10
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 10
- 229910052710 silicon Inorganic materials 0.000 description 10
- 239000010703 silicon Substances 0.000 description 10
- 235000012431 wafers Nutrition 0.000 description 10
- 229910052751 metal Inorganic materials 0.000 description 9
- 239000002184 metal Substances 0.000 description 9
- 238000005121 nitriding Methods 0.000 description 8
- 229910021502 aluminium hydroxide Inorganic materials 0.000 description 6
- WNROFYMDJYEPJX-UHFFFAOYSA-K aluminium hydroxide Chemical compound [OH-].[OH-].[OH-].[Al+3] WNROFYMDJYEPJX-UHFFFAOYSA-K 0.000 description 6
- 229910001679 gibbsite Inorganic materials 0.000 description 6
- 238000007689 inspection Methods 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 6
- 238000007254 oxidation reaction Methods 0.000 description 6
- 238000004544 sputter deposition Methods 0.000 description 6
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 5
- 230000000052 comparative effect Effects 0.000 description 5
- 229910052593 corundum Inorganic materials 0.000 description 5
- 238000002955 isolation Methods 0.000 description 5
- 229910001845 yogo sapphire Inorganic materials 0.000 description 5
- 229910021529 ammonia Inorganic materials 0.000 description 4
- 230000004888 barrier function Effects 0.000 description 4
- 239000010949 copper Substances 0.000 description 4
- 238000002161 passivation Methods 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- 229910045601 alloy Inorganic materials 0.000 description 3
- 239000000956 alloy Substances 0.000 description 3
- 229910052785 arsenic Inorganic materials 0.000 description 3
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- 238000010438 heat treatment Methods 0.000 description 3
- 239000001301 oxygen Substances 0.000 description 3
- 229910052760 oxygen Inorganic materials 0.000 description 3
- 229910052698 phosphorus Inorganic materials 0.000 description 3
- 239000011574 phosphorus Substances 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 239000000376 reactant Substances 0.000 description 3
- 239000002356 single layer Substances 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 2
- 239000002131 composite material Substances 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 230000001747 exhibiting effect Effects 0.000 description 2
- 238000000227 grinding Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 230000001590 oxidative effect Effects 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 238000012827 research and development Methods 0.000 description 2
- 239000010409 thin film Substances 0.000 description 2
- DDFHBQSCUXNBSA-UHFFFAOYSA-N 5-(5-carboxythiophen-2-yl)thiophene-2-carboxylic acid Chemical compound S1C(C(=O)O)=CC=C1C1=CC=C(C(O)=O)S1 DDFHBQSCUXNBSA-UHFFFAOYSA-N 0.000 description 1
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 1
- 229910015844 BCl3 Inorganic materials 0.000 description 1
- 240000006829 Ficus sundaica Species 0.000 description 1
- CBENFWSGALASAD-UHFFFAOYSA-N Ozone Chemical compound [O-][O+]=O CBENFWSGALASAD-UHFFFAOYSA-N 0.000 description 1
- 230000004308 accommodation Effects 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 238000004458 analytical method Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000005536 corrosion prevention Methods 0.000 description 1
- 238000002788 crimping Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000012447 hatching Effects 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 229910017464 nitrogen compound Inorganic materials 0.000 description 1
- 150000002830 nitrogen compounds Chemical class 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 230000003449 preventive effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000000682 scanning probe acoustic microscopy Methods 0.000 description 1
- FAQYAMRNWDIXMY-UHFFFAOYSA-N trichloroborane Chemical compound ClB(Cl)Cl FAQYAMRNWDIXMY-UHFFFAOYSA-N 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000011179 visual inspection Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/10—Measuring as part of the manufacturing process
- H01L22/14—Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/43—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02172—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides
- H01L21/02175—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal
- H01L21/02178—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing at least one metal element, e.g. metal oxides, metal nitrides, metal oxynitrides or metal carbides characterised by the metal the material containing aluminium, e.g. Al2O3
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02244—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of a metallic layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02252—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by plasma treatment, e.g. plasma oxidation of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76829—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
- H01L21/76834—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/034—Manufacturing methods by blanket deposition of the material of the bonding area
- H01L2224/03444—Manufacturing methods by blanket deposition of the material of the bonding area in gaseous form
- H01L2224/0345—Physical vapour deposition [PVD], e.g. evaporation, or sputtering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/03—Manufacturing methods
- H01L2224/039—Methods of manufacturing bonding areas involving a specific sequence of method steps
- H01L2224/0392—Methods of manufacturing bonding areas involving a specific sequence of method steps specifically adapted to include a probing step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04073—Bonding areas specifically adapted for connectors of different types
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05008—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body, e.g.
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/05186—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05541—Structure
- H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05567—Disposition the external layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/05686—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/11011—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature
- H01L2224/11019—Involving a permanent auxiliary member, i.e. a member which is left at least partly in the finished device, e.g. coating, dummy feature for protecting parts during the process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
- H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
- H01L2224/1134—Stud bumping, i.e. using a wire-bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13021—Disposition the bump connector being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13023—Disposition the whole bump connector protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/43—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4502—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8136—Bonding interfaces of the semiconductor or solid state body
- H01L2224/81375—Bonding interfaces of the semiconductor or solid state body having an external coating, e.g. protective bond-through coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
- H01L2224/8503—Reshaping, e.g. forming the ball or the wedge of the wire connector
- H01L2224/85035—Reshaping, e.g. forming the ball or the wedge of the wire connector by heating means, e.g. "free-air-ball"
- H01L2224/85045—Reshaping, e.g. forming the ball or the wedge of the wire connector by heating means, e.g. "free-air-ball" using a corona discharge, e.g. electronic flame off [EFO]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8536—Bonding interfaces of the semiconductor or solid state body
- H01L2224/85375—Bonding interfaces of the semiconductor or solid state body having an external coating, e.g. protective bond-through coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53214—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
- H01L23/53223—Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
Definitions
- the present invention relates to a method of manufacturing a semiconductor device and the semiconductor device and, for example, can be suitably utilized for a method of manufacturing a semiconductor device having a pad region, and the semiconductor device having the pad region.
- a semiconductor device having semiconductor elements, such as an MISFET, and wirings is formed by stacking over a semiconductor substrate insulating films, such as a silicon oxide film and a silicon nitride film, a semiconductor film, and a conductive film.
- a semiconductor substrate insulating films such as a silicon oxide film and a silicon nitride film, a semiconductor film, and a conductive film.
- Such semiconductor element is electrically coupled to a pad region via plural layers of wirings. This pad region is coupled to an external terminal via a wire, a bump electrode, or the like.
- FIG. 1 is a cross-sectional diagram showing a configuration of a semiconductor device of a first embodiment
- FIGS. 2A and 2B are cross-sectional diagrams schematically showing appearances of pad regions and back surfaces of semiconductor substrates of the semiconductor devices of the first embodiment and a comparative example, respectively;
- FIG. 4 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent to FIG. 3 ;
- FIG. 10 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent to FIG. 9 ;
- FIG. 15 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent to FIG. 14 ;
- FIG. 20 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent to FIG. 19 ;
- FIG. 21 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent to FIG. 20 ;
- FIG. 22 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent to FIG. 21 ;
- FIG. 23 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent to FIG. 22 ;
- FIG. 24 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent to FIG. 23 ;
- FIG. 25 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent to FIG. 24 ;
- FIG. 26 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent to FIG. 25 ;
- FIG. 27 is a cross-sectional diagram showing a configuration of a pad region of a semiconductor device of an application of the first embodiment
- FIG. 28 is a cross-sectional diagram showing another configuration of a stacked film of the pad region
- FIG. 29 is a graph showing a relation between presence/absence of NH 3 plasma treatment and the number of corrosion occurrences.
- FIG. 30 is a cross-sectional diagram showing a configuration of a semiconductor device of a second embodiment.
- an element is not necessarily indispensable, except for the case where it is clearly specified in particular and where it is considered to be clearly indispensable from a theoretical point of view, etc.
- shape, position relationship, etc. of an element etc. when shape, position relationship, etc. of an element etc. is referred to, what resembles or is similar to the shape substantially shall be included, except for the case where it is clearly specified in particular and where it is considered to be clearly not right from a theoretical point of view. This statement also applies to the number, etc. (including the number, the numeric value, the amount, the range, etc.) described above.
- a size of each portion does not correspond to an actual device, and a particular portion may be represented relatively large in some cases in order to make the drawings intelligible.
- FIG. 1 is a cross-sectional diagram showing a configuration of the semiconductor device of the present embodiment.
- the semiconductor device of the present embodiment has an n-channel type MISFET (NT) and a p-channel type MISFET (PT).
- NT n-channel type MISFET
- PT p-channel type MISFET
- the n ⁇ type semiconductor region NM is formed in a self-aligned manner with respect to the side wall of the gate electrode GE.
- the n + type semiconductor region NP is formed in a self-aligned manner with respect to a side surface of the side wall insulating film SW, and has a deeper junction depth and a higher impurity concentration than the n ⁇ type semiconductor region NM.
- Agate length of the n-channel type MISFET (NT) is fine, for example, not more than 150 nm.
- the p ⁇ type semiconductor region PM is formed in a self-aligned manner with respect to the side wall of the gate electrode GE.
- the p + type semiconductor region PP is formed in a self-aligned manner with respect to a side surface of the side wall insulating film SW, and has a deeper junction depth and a higher impurity concentration than the p ⁇ type semiconductor region PM.
- a gate length of the p-channel type MISFET (PT) is fine, for example, not more than 150 nm.
- an interlayer insulating film IL 1 is formed over the MISFETs (NT, PT), and wirings M 1 are formed over the interlayer insulating film IL 1 .
- the source/drain regions of the MISFETs (NT, PT) and the wirings M 1 are coupled to each other via plugs P 1 .
- These plugs P 1 are formed in the interlayer insulating film IL 1 .
- the interlayer insulating film IL 1 for example, includes a stacked film of a silicon nitride film IL 1 a located at a lower layer and a silicon oxide film IL 1 b located over the silicon nitride film IL 1 a.
- an interlayer insulating film IL 2 is formed over the wirings M 1 , and wirings M 2 are formed over the interlayer insulating film IL 2 . These wirings M 1 and M 2 are coupled to each other via plugs P 2 formed in the interlayer insulating film IL 2 .
- an interlayer insulating film IL 3 is formed over the wirings M 2 , and a wiring M 3 is formed over the interlayer insulating film IL 3 . These wirings M 2 and M 3 are coupled to each other via a plug P 3 formed in the interlayer insulating film IL 3 .
- an interlayer insulating film IL 4 is formed over the wiring M 3 , and a wiring M 4 is formed over the interlayer insulating film IL 4 .
- These wirings M 3 and M 4 are coupled to each other via plugs P 4 formed in the interlayer insulating film IL 4 .
- a protection film PRO is formed over the wiring M 4 .
- An opening OA 1 is provided in the protection film PRO, and a part of the wiring M 4 is exposed from a bottom of the opening OA 1 .
- the exposed portion of the wiring M 4 is called a pad region PD 1 .
- the wiring M 4 is the wiring containing aluminum.
- the wiring M 4 has an aluminum film.
- the aluminum film described here is not limited to a pure aluminum film, and is a conductive material film (however, the conductive material film exhibiting metallic conduction) containing aluminum as a principal component. Consequently, for example, a compound film or an alloy film of Al (aluminum) Si (silicon), and the like are also included.
- a composition ratio of Al (aluminum) in the aluminum film is desirably larger than 50 atom % (i.e., the aluminum film is Al-rich).
- a projection electrode (a bump electrode) BP including a conductive member is formed over the pad region PD 1 .
- a bonding wire including a conductive member may be connected to over the pad region PD 1 (refer to FIG. 26 ).
- the protection film PRO and the titanium film M 4 c over the pad region PD 1 over the wiring M 4 are removed, and the aluminum film M 4 b is exposed.
- foreign substances PA have been generated over the exposed portion of the aluminum film M 4 b.
- a silicon nitride film (SiN) and a silicon oxide film (SiO 2 ) are formed on the back surface of the semiconductor substrate S. It is to be noted that in FIG. 2B , omitted is description of the wirings, the plugs, and the MISFETs (NT, PT) in the lower layers than the plugs P 4 , which are formed in the interlayer insulating film IL.
- the silicon nitride film formed on the back surface of the semiconductor substrate is concerned with the undesired reactants (foreign substances PA) formed on the surface of the aluminum film M 4 b.
- the formation reaction of the foreign substances can be prevented in the pad region PD 1 .
- the formation reaction of the foreign substances can be prevented in the pad region PD 1 .
- FIG. 5 is a schematic cross-sectional diagram of a CVD apparatus used in the present embodiment.
- the plurality of semiconductor substrates (wafers) S is stored inside a chamber (a treatment chamber, a furnace) 100 a , they are exposed to source gas introduced from a gas introduction hole 100 b , and the mask films MN (silicon oxide films) are formed over the whole surfaces of the semiconductor substrates S.
- a silicon film is formed as a conductive film (a conductor film).
- a silicon film for example, a polycrystalline silicon film is formed using the CVD method or the like.
- the gate electrode GE is formed by patterning the polycrystalline silicon film using the photolithography technology and the etching technology. It is to be noted that an impurity may be implanted into a material (the polycrystalline silicon film here) that configures the gate electrode GE according to a characteristic of each MISFET (NT, PT).
- the stacked film of the silicon oxide film SWa and the silicon nitride film SWb is formed over the whole main surface of the semiconductor substrate S.
- the stacked film of the silicon oxide film SWa and the silicon nitride film SWb is formed also on the back surface of the semiconductor substrate S similarly to the cases of the above-mentioned mask films MP and MN. Consequently, the mask film MN, the mask film MP, and the stacked film of the silicon oxide film SWa and the silicon nitride film SWb are formed on the back surface of the semiconductor substrate S from the substrate side.
- contact holes are formed in the interlayer insulating film IL 1 by selectively removing the interlayer insulating film IL 1 using the photolithography technology and the etching technology.
- the silicon oxide film IL 1 b is etched, the exposed silicon nitride film IL 1 a is further etched, and thereby the contact holes can be formed accurately.
- a stacked film of a barrier conductor film (not shown) and a main conductor film is formed over the interlayer insulating film IL 1 including insides of the contact holes.
- the plugs P 1 are formed by removing the unnecessary main conductor film and barrier conductor film over the interlayer insulating film IL 1 by means of the CMP method or an etch-back method.
- These plugs P 1 are, for example, formed at the upper parts of the n + type semiconductor region NP and the P + type semiconductor region PP via the metal silicide film SIL.
- the plugs P 1 may be formed at the upper part of the gate electrode GE.
- a titanium film, a titanium nitride film, or a stacked film thereof can be used as the barrier conductor film.
- a tungsten film or the like can be used as the main conductor film.
- the above-described aluminum film for forming the wirings M 1 is not limited to a pure aluminum film, and can be used a conductive material film (however, the conductive material film exhibiting metallic conduction) containing aluminum as a principal component.
- a compound film or an alloy film of Al (aluminum) and Si (silicon) can be used.
- a composition ratio of Al (aluminum) in the aluminum film is desirably larger than 50 atom % (i.e., the aluminum film is the Al-rich one). The same applies not only to the above-described aluminum film for forming the wirings M 1 but to the aluminum films for forming the wirings M 2 to M 3 .
- the interlayer insulating film IL 2 is formed over the wirings M 1 .
- a silicon oxide film is deposited over the wirings M 1 by the CVD method or the like.
- contact holes are formed in the interlayer insulating film IL 2 by selectively removing the interlayer insulating film IL 2 using the photolithography technology and the etching technology.
- the plugs P 2 are formed in the interlayer insulating film IL 2 by burying a conductive film inside the contact holes. These plugs P 2 can be formed similarly to the plugs P 1 .
- the wirings M 2 including the conductive film are formed over the plugs P 2 .
- a stacked film including a titanium/titanium nitride film, an aluminum film, and a titanium/titanium nitride film is sequentially deposited over the interlayer insulating film IL 2 and the plugs P 2 as the conductive film using the sputtering method or the like.
- the wirings M 2 are formed over the above-described plugs P 2 by patterning the above-described stacked film using the photolithography technology and the etching technology.
- the interlayer insulating film IL 3 is formed over the wirings M 2 .
- a silicon oxide film is deposited over the wirings M 2 by the CVD method or the like.
- a contact hole is formed in the interlayer insulating film IL 3 by selectively removing the interlayer insulating film IL 3 using the photolithography technology and the etching technology.
- the plug P 3 is formed in the interlayer insulating film IL 3 by burying a conductive film inside the contact hole. This plug P 3 can be formed similarly to the plugs P 1 .
- the wiring M 3 including the conductive film is formed over the plug P 3 .
- a stacked film including a titanium/titanium nitride film, an aluminum film, and a titanium/titanium nitride film is sequentially deposited over the interlayer insulating film IL 3 and the plug P 3 as the conductive film using the sputtering method or the like.
- the wiring M 3 is formed over the above-described plug P 3 by patterning the above-described stacked film using the photolithography technology and the etching technology.
- the wiring M 4 including the conductive film is formed over the plugs P 4 .
- a stacked film including the titanium/titanium nitride film M 4 a , the aluminum film M 4 b , and the titanium film M 4 c is sequentially deposited over the interlayer insulating film IL 4 and the plugs P 4 as the conductive film using the sputtering method or the like.
- the wiring M 4 is formed over the above-described plugs P 4 by patterning the above-described stacked film using the photolithography technology and the etching technology.
- passivation treatment of side surfaces (side surfaces of the aluminum film M 4 b ) of the wiring M 4 is performed.
- an aluminum oxide film (an Al 2 O 3 film) M 4 d is formed on the side surfaces (side surfaces of the aluminum film M 4 b ) of the wiring M 4 by performing oxygen plasma treatment on the wiring M 4 .
- oxygen plasma treatment For example, treatment is performed for 120 seconds under a condition of stage temperature: 250° C.; high frequency power: 2000 W; pressure inside the treatment chamber: 100 Pa; and O 2 gas flow rate: 7000 mL/min (sccm).
- the aluminum oxide film having a film thickness of approximately 1 to 5 nm can be formed on the side surfaces of the wiring M 4 .
- treatment using ozone (O 3 ) can also be performed for passivation treatment (oxidation treatment) in addition to the treatment using oxygen.
- the protection film PRO is formed over the wiring M 4 .
- a silicon nitride film PROa is deposited over the interlayer insulating film IL 4 including a top of the wiring M 4 by the CVD method or the like.
- a silicon oxide film PROb is deposited over the silicon nitride film PROa by the CVD method or the like.
- the opening OA 1 is formed by removing the protection film PRO over the pad region PD 1 of the wiring M 4 (aluminum film M 4 b ).
- a photoresist film having an opening in the formation region of the opening OA 1 is formed over the protection film PRO, and the protection film PRO is etched by using the photoresist film as a mask.
- the film is also etched.
- the exposed titanium film M 4 c is further etched.
- the aluminum film M 4 b of the pad region PD 1 is exposed.
- the pad region PD 1 of the aluminum film M 4 b is exposed to the bottom surface of the opening OA 1 .
- the aluminum nitride film (AlN film) having a film thickness of approximately 3 to 6 nm can be formed on a surface of the pad region PD 1 .
- the film thickness of the aluminum nitride film (AlN film) is preferably set to be less than 10 nm.
- a test of whether or not the semiconductor device performs desired operation For example, a probe needle is stuck into the pad region PD 1 , a predetermined electrical signal is applied thereto, and performed is test of whether or not the semiconductor device performs desired operation.
- the film thickness of the aluminum nitride film AlN film
- the aluminum nitride film can be easily broken through by the probe needle, and does not interfere with electrical conduction of the probe needle and the pad region PD 1 .
- a probe mark is formed in the pad region PD 1 due to this test step.
- the semiconductor substrate S is reduced in film thickness, and is cut (diced) to be divided into a plurality of semiconductor chips (divided into individual pieces). As a result, the semiconductor chip is obtained from each chip region of the semiconductor substrate S (semiconductor wafer).
- the projection electrode (bump electrode) BP including the conductive member is formed over the pad region PD 1 (bonding step).
- the conductive member for example, includes gold or an alloy containing gold.
- a gold ball is formed at a tip of a wire including gold by an electric torch, and the wire connected to the gold ball is cut while crimping the gold ball to the pad region PD 1 .
- a gold bump is mounted over an external terminal (a wiring, a lead) formed on a wiring substrate or the like, they are electrically coupled to each other, and thereby the semiconductor device (chip) can be mounted.
- electrical coupling of the pad region PD 1 and the wiring (lead) may be performed by a bonding wire.
- the gold ball is formed at one end of the wire including gold by the electric torch and is crimped to the pad region PD 1 , and multiple ends of the wire connected to the gold ball are crimped to the wiring (lead).
- the conductive member (the bump electrode, the bonding wire) electrically coupled to the external terminal is fixed over the pad region PD 1 by applying pressure, and thereby the aluminum nitride film M 4 e is cracked (broken), and electrical coupling of the wiring M 4 and the conductive member (BP) can be achieved via cracks of the aluminum nitride film M 4 e.
- the aluminum nitride film M 4 e is provided over the pad region PD 1 , formation reaction of foreign substances in the pad region PD 1 can be prevented also in the case where the silicon nitride film (SWb, IL 1 a ) is formed on the back surface of the semiconductor substrate.
- the silicon nitride film is formed on the back surface of the semiconductor substrate, and where a state of the exposure of the pad region PD 1 continues for a long period of time, formation reaction of foreign substances can be effectively prevented.
- application of the present embodiment is effective, for example, when a semiconductor substrate (wafer) having a diameter not less than 300 mm is used.
- the formation step of the silicon oxide film SWa and the formation step of the silicon nitride film IL 1 a have been exemplified as the step in which the silicon nitride film is formed on the back surface of the semiconductor substrate, the present invention is not limited to these.
- a silicon nitride film may be used for another component part of the semiconductor device, and it is needless to say that in a formation step of the silicon nitride film, the silicon nitride film can be formed on the back surface of the semiconductor substrate in some cases.
- a silicon nitride film may be used as a mask film formed in various treatment steps (for example, an ion implantation step), it is needless to say that in a formation step of the silicon nitride film, the silicon nitride film can be formed on the back surface of the semiconductor substrate in some cases.
- nitriding treatment of the pad region PD 1 of the aluminum film M 4 b is performed after the opening OA 1 is formed, the nitriding treatment may be performed after passivation treatment (oxidation treatment) is performed on the pad region PD 1 of the aluminum film M 4 b . It is to be noted that since an application is similar to the first embodiment except for the configuration over the pad region PD 1 of the aluminum film M 4 b , detailed explanation thereof is omitted.
- FIG. 27 is a cross-sectional diagram showing a configuration of a pad region of a semiconductor device of the application of the present embodiment.
- the wiring M 4 has: the titanium/titanium nitride film M 4 a ; the aluminum film M 4 b ; and the titanium film M 4 c .
- the aluminum oxide film (Al 2 O 3 film) M 4 d is formed on the side walls of the wiring M 4 .
- the silicon nitride film is formed on the back surface of the semiconductor substrate, and where the state of the exposure of the pad region PD 1 continues for a long period of time, formation reaction of foreign substances can be effectively prevented by forming the aluminum nitride film M 4 e on the pad region PD 1 .
- the protection film PI is formed over the rewiring RW.
- a photosensitive polyimide film is used as the protection film PI, and it is coated over the rewiring RW and the interlayer insulating film IL 5 .
- the projection electrode (bump electrode) BP including the conductive member is formed over the pad region PD 2 (bonding step).
- the projection electrode (bump electrode) BP can be formed similarly to the first embodiment.
- a bonding wire may be formed over the pad region PD 2 similarly to the first embodiment.
Abstract
A semiconductor device includes a silicon nitride film formed above a front surface side of a semiconductor substrate, a first wiring formed above the silicon nitride film, a second wiring containing aluminum formed over the first wiring via a first insulating film, a second insulating film having an opening over the second wiring, and aluminum nitride formed over the second wiring at a bottom surface of the opening.
Description
- This Application is a Divisional Application of U.S. patent application Ser. No. 14/592,730, which was filed on Jan. 8, 2015.
- The disclosure of Japanese Patent Application No. 2014-005373 filed on Jan. 15, 2014 including the specification, drawings and abstract is incorporated herein by reference in its entirety.
- Field of the Invention
- The present invention relates to a method of manufacturing a semiconductor device and the semiconductor device and, for example, can be suitably utilized for a method of manufacturing a semiconductor device having a pad region, and the semiconductor device having the pad region.
- Description of the Related Art
- A semiconductor device having semiconductor elements, such as an MISFET, and wirings is formed by stacking over a semiconductor substrate insulating films, such as a silicon oxide film and a silicon nitride film, a semiconductor film, and a conductive film. Such semiconductor element is electrically coupled to a pad region via plural layers of wirings. This pad region is coupled to an external terminal via a wire, a bump electrode, or the like.
- For example, in Japanese Patent Laid-Open No. 2002-75996, there is disclosed a technology of preventing contact failure of a pad by etching a wiring layer surface using an ammonium fluoride containing liquid after a step of etching a passivation film.
- In addition, in Japanese Patent Laid-Open No. 1992-186838, there is disclosed a technology of forming Al nitride on a surface of an Al wiring after removing Al2O3, which is a contamination layer of a surface of the wiring, using BCl3 gas.
- The present inventor is engaged in research and development of a semiconductor device having a pad region, and has earnestly examined characteristic improvement thereof. In a process of the research and development, it turned out that there was a room for further improvement of the semiconductor device having the pad region.
- The other problems and the new feature will become clear from the description of the present specification and the accompanying drawings.
- The following explains briefly the outline of a configuration shown in atypical embodiment disclosed in the present application.
- A method of manufacturing a semiconductor device shown in typical embodiments disclosed in the present application includes the steps of: forming an opening in an insulating film over a wiring containing aluminum, the opening exposing a part of a surface of the wiring; and forming aluminum nitride on the surface of the exposed wiring.
- The semiconductor device shown in the typical embodiments disclosed in the present application includes: the insulating film that is formed over the wiring containing aluminum and has the opening; and the aluminum nitride formed over the wiring at a bottom surface of the opening.
- According to the method of manufacturing the semiconductor device shown in the typical embodiments disclosed in the present application, a semiconductor device with good characteristics can be manufactured.
- In addition, according to the semiconductor device shown in the typical embodiments disclosed in the present application, characteristics thereof can be improved.
-
FIG. 1 is a cross-sectional diagram showing a configuration of a semiconductor device of a first embodiment; -
FIGS. 2A and 2B are cross-sectional diagrams schematically showing appearances of pad regions and back surfaces of semiconductor substrates of the semiconductor devices of the first embodiment and a comparative example, respectively; -
FIG. 3 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment; -
FIG. 4 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 3 ; -
FIG. 5 is a schematic cross-sectional diagram of a CVD apparatus used in the first embodiment; -
FIG. 6 is a schematic cross-sectional diagram of the apparatus used in the first embodiment; -
FIG. 7 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 4 ; -
FIG. 8 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 7 ; -
FIG. 9 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 8 ; -
FIG. 10 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 9 ; -
FIG. 11 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 10 ; -
FIG. 12 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 11 ; -
FIG. 13 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 12 ; -
FIG. 14 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 13 ; -
FIG. 15 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 14 ; -
FIG. 16 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 15 ; -
FIG. 17 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 16 ; -
FIG. 18 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 17 ; -
FIG. 19 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 18 ; -
FIG. 20 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 19 ; -
FIG. 21 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 20 ; -
FIG. 22 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 21 ; -
FIG. 23 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 22 ; -
FIG. 24 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 23 ; -
FIG. 25 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 24 ; -
FIG. 26 is a cross-sectional diagram showing a manufacturing step of the semiconductor device of the first embodiment, and is the cross-sectional diagram showing the manufacturing step of the semiconductor device subsequent toFIG. 25 ; -
FIG. 27 is a cross-sectional diagram showing a configuration of a pad region of a semiconductor device of an application of the first embodiment; -
FIG. 28 is a cross-sectional diagram showing another configuration of a stacked film of the pad region; -
FIG. 29 is a graph showing a relation between presence/absence of NH3 plasma treatment and the number of corrosion occurrences; and -
FIG. 30 is a cross-sectional diagram showing a configuration of a semiconductor device of a second embodiment. - The following embodiments will be explained, divided into plural sections or embodiments, if necessary for convenience. Except for the case where it shows clearly in particular, they are not mutually unrelated and one has relationships such as a modification, an application, detailed explanation, and supplementary explanation of some or entire of another. In addition, in the following embodiments, when referring to the number of elements, etc. (including the number, a numeric value, an amount, a range, etc.), they may be not restricted to the specific number but may be greater or smaller than the specific number, except for the case where they are clearly specified in particular and where they are clearly restricted to a specific number theoretically.
- Furthermore, in the following embodiments, an element (including an element step etc.) is not necessarily indispensable, except for the case where it is clearly specified in particular and where it is considered to be clearly indispensable from a theoretical point of view, etc. Similarly, in the following embodiments, when shape, position relationship, etc. of an element etc. is referred to, what resembles or is similar to the shape substantially shall be included, except for the case where it is clearly specified in particular and where it is considered to be clearly not right from a theoretical point of view. This statement also applies to the number, etc. (including the number, the numeric value, the amount, the range, etc.) described above.
- Hereinafter, embodiments will be explained in detail based on drawings. It is to be noted that in all the drawings for explaining the embodiments, the same or a related symbol is attached to a member having the same function, and that the repeated explanation thereof is omitted. In addition, when a plurality of similar members (portions) is present, a mark may be added to a symbol of a general term to thereby indicate an individual or a particular portion in some cases. In addition, in the following embodiments, explanation of the same or a similar portion is not repeated as a principle, except for the case particularly needed.
- In addition, in the drawings used in the embodiments, hatching may be omitted in order to make the drawings easy to see, even though they are cross-sectional diagrams.
- In addition, in the cross-sectional diagrams, a size of each portion does not correspond to an actual device, and a particular portion may be represented relatively large in some cases in order to make the drawings intelligible.
- Hereinafter, a structure of a semiconductor device of the present embodiment will be explained with reference to the drawings.
-
FIG. 1 is a cross-sectional diagram showing a configuration of the semiconductor device of the present embodiment. The semiconductor device of the present embodiment has an n-channel type MISFET (NT) and a p-channel type MISFET (PT). - The n-channel type MISFET (NT) has: a gate electrode GE arranged over a substrate S (a p-type well PW) via a gate insulating film. GI; and source/drain regions arranged in the semiconductor substrate S (p-type well PW) on both sides of the gate electrode GE. A side wall insulating film SW including an insulating film is formed on side wall portions of the gate electrode GE. As the insulating film, a stacked film of a silicon oxide film SWa and a silicon nitride film SWb is used. In addition, the source/drain regions each have an LDD structure and include an n+ type semiconductor region NP and an n− type semiconductor region NM. The n− type semiconductor region NM is formed in a self-aligned manner with respect to the side wall of the gate electrode GE. In addition, the n+ type semiconductor region NP is formed in a self-aligned manner with respect to a side surface of the side wall insulating film SW, and has a deeper junction depth and a higher impurity concentration than the n− type semiconductor region NM. Agate length of the n-channel type MISFET (NT) is fine, for example, not more than 150 nm.
- The p-channel type MISFET (PT) has: a gate electrode GE arranged over the semiconductor substrate S (an n-type well NW) via a gate insulating film GI; and source/drain regions arranged in the semiconductor substrate S (n-type well NW) on both sides of the gate electrode GE. A side wall insulating film SW including an insulating film is formed on side wall portions of the gate electrode GE. As the insulating film, a stacked film of a silicon oxide film SWa and a silicon nitride film SWb is used. In addition, the source/drain regions each have an LDD structure and include a P+ type semiconductor region PP and a p− type semiconductor region PM. The p− type semiconductor region PM is formed in a self-aligned manner with respect to the side wall of the gate electrode GE. In addition, the p+ type semiconductor region PP is formed in a self-aligned manner with respect to a side surface of the side wall insulating film SW, and has a deeper junction depth and a higher impurity concentration than the p− type semiconductor region PM. A gate length of the p-channel type MISFET (PT) is fine, for example, not more than 150 nm.
- In addition, an interlayer insulating film IL1 is formed over the MISFETs (NT, PT), and wirings M1 are formed over the interlayer insulating film IL1. The source/drain regions of the MISFETs (NT, PT) and the wirings M1 are coupled to each other via plugs P1. These plugs P1 are formed in the interlayer insulating film IL1. The interlayer insulating film IL1, for example, includes a stacked film of a silicon nitride film IL1 a located at a lower layer and a silicon oxide film IL1 b located over the silicon nitride film IL1 a.
- In addition, an interlayer insulating film IL2 is formed over the wirings M1, and wirings M2 are formed over the interlayer insulating film IL2. These wirings M1 and M2 are coupled to each other via plugs P2 formed in the interlayer insulating film IL2. In addition, an interlayer insulating film IL3 is formed over the wirings M2, and a wiring M3 is formed over the interlayer insulating film IL3. These wirings M2 and M3 are coupled to each other via a plug P3 formed in the interlayer insulating film IL3. In addition, an interlayer insulating film IL4 is formed over the wiring M3, and a wiring M4 is formed over the interlayer insulating film IL4. These wirings M3 and M4 are coupled to each other via plugs P4 formed in the interlayer insulating film IL4.
- A protection film PRO is formed over the wiring M4. An opening OA1 is provided in the protection film PRO, and a part of the wiring M4 is exposed from a bottom of the opening OA1. The exposed portion of the wiring M4 is called a pad region PD1. The wiring M4 is the wiring containing aluminum. In other words, the wiring M4 has an aluminum film. The aluminum film described here is not limited to a pure aluminum film, and is a conductive material film (however, the conductive material film exhibiting metallic conduction) containing aluminum as a principal component. Consequently, for example, a compound film or an alloy film of Al (aluminum) Si (silicon), and the like are also included. In addition, a composition ratio of Al (aluminum) in the aluminum film is desirably larger than 50 atom % (i.e., the aluminum film is Al-rich).
- In the semiconductor device of the present embodiment, the wiring M4 is the top-layer wiring, desired wire connection of a semiconductor element (for example, the above-described MISFET) is made by the wirings (M1 to M4), and desired operation can be performed. Consequently, utilizing the pad region PD1, which is the exposed portion of the wiring (top-layer wiring) M4, can be performed a test (a test step) of whether or not the semiconductor device performs the desired operation.
- In addition, as will be mentioned later, a projection electrode (a bump electrode) BP including a conductive member is formed over the pad region PD1. In addition, a bonding wire including a conductive member may be connected to over the pad region PD1 (refer to
FIG. 26 ). - Here, in the present embodiment, an aluminum nitride film M4 e is formed on the pad region PD1 (an exposed surface) of the wiring (top-layer wiring) M4 containing aluminum, and thereby corrosion of the wiring M4 is prevented. The corrosion prevention will be explained in detail hereinafter.
-
FIGS. 2A and 2B are diagrams schematically showing appearances of pad regions and back surfaces of semiconductor substrates of semiconductor devices of the present embodiment and a comparative example, respectively.FIG. 2A shows a case of the semiconductor device of the present embodiment, andFIG. 2B shows a case of the semiconductor device of the comparative example. - As shown in
FIG. 2B , the wiring M4 over the plugs P4 has: a titanium/titanium nitride film M4 a; an aluminum film M4 b; and a titanium film M4 c. The titanium/titanium nitride film M4 a is a stacked film of a titanium film and a titanium nitride film formed thereover. The protection film PRO is formed over the wiring M4, and a main surface of the aluminum film M4 b is exposed from a bottom of the opening OA1 (pad region PD1) in the protection film PRO. In other words, the protection film PRO and the titanium film M4 c over the pad region PD1 over the wiring M4 are removed, and the aluminum film M4 b is exposed. In the comparative example, foreign substances PA have been generated over the exposed portion of the aluminum film M4 b. - Here, a silicon nitride film (SiN) and a silicon oxide film (SiO2) are formed on the back surface of the semiconductor substrate S. It is to be noted that in
FIG. 2B , omitted is description of the wirings, the plugs, and the MISFETs (NT, PT) in the lower layers than the plugs P4, which are formed in the interlayer insulating film IL. - As shown in
FIG. 2A , in the present embodiment, the wiring M4 over the plugs P4 has: the titanium/titanium nitride film M4 a; the aluminum film M4 b; and the titanium film M4 c. The protection film PRO is formed over the wiring M4, and the main surface of the aluminum film M4 b is exposed from the bottom of the opening OA1 (pad region PD1) in the protection film PRO. In other words, the protection film PRO and the titanium film M4 c over the pad region PD1 over the wiring M4 are removed, and the aluminum film M4 b is exposed. Here, the aluminum nitride film M4 e is formed over the aluminum film M4 b. Also here, a silicon nitride film (SiN) and a silicon oxide film (SiO2) are formed on the back surface of the semiconductor substrate S. These insulating films are, as will be mentioned later, formed by using a batch-type film formation apparatus in a manufacturing step of the semiconductor device. It is to be noted that inFIG. 2A , omitted is description of the wirings, the plugs, and the MISFETs (NT, PT) in the lower layers than the plugs P4, which are formed in the interlayer insulating film IL. - According to examination of the present inventors, when the aluminum film M4 b is exposed from the pad region PD1 as in the semiconductor device of the comparative example, the aluminum film M4 b exposed from the pad region PD1 corrodes. More specifically, undesired reactants (the foreign substances PA) are generated on a surface of the aluminum film M4 b exposed from the pad region PD1 (refer to
FIG. 2B ). - Additionally, it turned out that such reactants were generated more in the semiconductor device in which a film had been formed on the back surface of the semiconductor substrate S than in the semiconductor device in which the film had not been formed on the back surface of the semiconductor substrate S. Furthermore, it turned out that a generation amount of NH4 + was large in the semiconductor device in which the film had been formed on the back surface of the semiconductor substrate S as compared with the semiconductor device in which the film had not been formed on the back surface of the semiconductor substrate S.
- As a result of these, it is considered that the silicon nitride film formed on the back surface of the semiconductor substrate is concerned with the undesired reactants (foreign substances PA) formed on the surface of the aluminum film M4 b.
- Namely, it turned out that the generation amount of NH4 + increased due to the silicon nitride film (SiN) when the silicon nitride film (SiN) on the back surface of the semiconductor substrate S had been formed. Al(OH)3 deposits as foreign substances due to reaction of the NH4 + and Al (an Al ion).
- Formation reaction of Al(OH)3 is shown below.
-
2Al=2Al3 ++6e − (Chemical formula 1) -
6NH3+6H2O=6NH4 ++6OH− (Chemical formula 2) -
2Al3 ++6HO−=2Al(OH)3↓ (Chemical formula 3) -
6NH4 ++6e=6NH3+3H2↑ (Chemical formula 4) - When such foreign substances (Al(OH)3) are generated, the conductive members (the bump electrode, the bonding wire) cannot be accurately formed over the pad region PD1, and the semiconductor device becomes defective.
- Furthermore, according to the examination of the present inventors, it was proved that the silicon nitride film formed on the back surface of the semiconductor substrate, even in a case where it was covered with the silicon oxide film or the like, passes through the silicon oxide film to generate NH4 +.
- Consequently, it was proved that once the silicon nitride film was formed on the back surface of the semiconductor substrate in the manufacturing step of the semiconductor device, the foreign substances (Al(OH)3) were generated due to the silicon nitride film.
- In addition, after a formation step of the pad region PD1, subsequent steps, such as an inspection step and a bonding step, are standing by. There is a case of requiring time before the inspection step and the bonding step in the manufacturing steps of the semiconductor device. For example, the semiconductor device may be stored within a FOUP (also called a substrate storage container or a substrate accommodation container) for not less than a week. In a case where a storage period is long as described above, the above-described formation reaction of Al(OH)3 proceeds. In addition, the inspection step and the bonding step may be performed at a location different from a previous manufacturing line, and in that case, a storage period including a transport step of the FOUP may become long. In this case as well, the above-described formation reaction of Al(OH)3 proceeds.
- In contrast with this, according to the present embodiment, since the aluminum nitride film M4 e is provided over the pad region PD1, the formation reaction of the foreign substances can be prevented in the pad region PD1. Particularly, even in the case of requiring time before the inspection step and the bonding step after the formation step of the pad region PD1, the formation reaction of the foreign substances can be prevented in the pad region PD1.
- Furthermore, since the aluminum nitride film M4 e over the pad region PD1 is a thin film (not more than 10 nm), it is easily broken at the time of a pressure bonding step of the conductive members (the bump electrode, the bonding wire) over the pad region PD1, and electrical conduction of the conductive members and the pad region PD1 (wiring M4) can be achieved.
- Next, a method of manufacturing the semiconductor device of the present embodiment will be explained with reference to
FIGS. 3 to 26 .FIGS. 3 to 26 (except forFIGS. 5 and 6 ) are cross-sectional diagrams showing manufacturing steps of the semiconductor device of the present embodiment. - As shown in
FIG. 3 , as the semiconductor substrate (a wafer) S, for example, prepared is a silicon substrate including p-type single crystal silicon having a specific resistance of approximately 1 to 10 Ωcm. It is to be noted that a semiconductor substrate S other than the silicon substrate may be used. - Next, an element isolation region STI is formed on a main surface of the semiconductor substrate S. For example, an element isolation groove is formed in the semiconductor substrate S, an insulating film, such as a silicon oxide film, is buried inside the element isolation groove, and thereby the element isolation region STI is formed. It is to be noted that the element isolation region may be formed using a LOCOS (Local Oxidation of Silicon) method.
- Next, the p-type well PW is formed in a formation region of the n-channel type MISFET (NT) of the semiconductor substrate S, and the n-type well NW is formed in a formation region of the p-channel type MISFET (PT) thereof.
- For example, as shown in
FIG. 4 , the formation region of the p-channel type MISFET (PT) is covered with a mask film MN, a p-type impurity (such as boron (B)) is ion-implanted, and thereby the p-type well PW is formed (FIG. 7 ). The mask film MN, for example, includes a silicon oxide film, and can be formed by a CVD (Chemical Vapor Deposition) method. After the silicon oxide film is formed over a whole surface of the semiconductor substrate S as the mask film MN, patterning is performed using a photolithography technology and an etching technology, and thereby the mask film MN other than the formation region of the p-channel type MISFET (PT) is removed. - Here, it is possible to simultaneously form the mask films MN (silicon oxide films) with respect to the plurality of semiconductor substrates S.
FIG. 5 is a schematic cross-sectional diagram of a CVD apparatus used in the present embodiment. In aCVD apparatus 100 shown inFIG. 5 , the plurality of semiconductor substrates (wafers) S is stored inside a chamber (a treatment chamber, a furnace) 100 a, they are exposed to source gas introduced from agas introduction hole 100 b, and the mask films MN (silicon oxide films) are formed over the whole surfaces of the semiconductor substrates S. At this time, since outer peripheral portions of the back surfaces of the semiconductor substrates S are supported (held) by support portions, and most of the back surfaces are exposed from the support portions, the mask films MN (silicon oxide films) are formed not only on front surface sides (upper sides inFIG. 5 ) of the semiconductor substrates S but on back surface sides (lower sides inFIG. 5 ) thereof (refer toFIG. 4 ). An apparatus that simultaneously treats the plurality of semiconductor substrates S as described above may be called a batch-type apparatus. - In contrast with this, an apparatus shown in
FIG. 6 is the apparatus that treats the semiconductor substrate S one by one.FIG. 6 is a schematic cross-sectional diagram of the apparatus used in the present embodiment. Such apparatus may be called a single-wafer type apparatus. For example, when a film is formed by such a single-wafer type CVD apparatus, the semiconductor substrate (wafer) S is mounted at a stage (a substrate mounting base) 100 c in the chamber (treatment chamber) 100 a, and the film is formed over the whole surface of the semiconductor substrate S by source gas introduced from a gas introduction hole (not shown). In a case of treatment using such single-wafer type CVD apparatus, since the back surface of the semiconductor substrate S is in contact with thestage 100 c, the film is not formed on the back surface side of the semiconductor substrate S. In addition, the “single-wafer type” apparatus shown inFIG. 6 is used not only for a film formation apparatus, such as the CVD apparatus, but for a treatment apparatus, such as a dry etching apparatus. - Consequently, as mentioned above, when the mask film MN (silicon oxide film) is formed by the batch-type apparatus, the mask film MN is formed also on the back surface side of the semiconductor substrate S (refer to
FIG. 4 ). Additionally, when etching of the mask film MN is performed by a single-wafer type etching apparatus, the mask film MN on the back surface side of the semiconductor substrate S becomes a state of not being removed but remaining (refer toFIG. 4 ). It is to be noted that when not clearly specified in an after-mentioned treatment step, treatment shall be performed by the single-wafer type apparatus. - After the p-type well PW is formed by using the mask film MN as a mask, as shown in
FIG. 8 , the formation region of the n-channel type MISFET (NT) is covered with a mask film MP including a silicon oxide film, an n-type impurity (arsenic (As) or phosphorus (P)) is ion-implanted, and thereby the n-type well NW is formed. The mask film MP formed at this time is, similarly to the film MN, formed also on the back surface side of the semiconductor substrate S. Consequently, a stacked film of the mask film MN and the mask film MP is formed on the back surface of the semiconductor substrate S from the substrate side. Next, heat treatment for activating the implanted impurity, and the mask film MP (silicon oxide film) is removed by dry etching. - Next, as shown in
FIG. 9 , the gate electrode GE is formed on the main surface (main surfaces of the p-type well PW and the n-type well NW) of the semiconductor substrate S via the gate insulating film GI. For example, the gate insulating film GI including the silicon oxide film is formed by thermally oxidizing the main surface (main surfaces of the p-type well PW and the n-type well NW) of the semiconductor substrate S. As the gate insulating film GI, a silicon nitride film and a silicon oxynitride film may be used in addition to the silicon oxide film. In addition, a high dielectric constant film (a so-called high-k film) may be used as the gate insulating film GI. In addition, the gate insulating film GI may be formed using another film formation method, such as the CVD method, in addition to a thermal oxidation method. - Next, a silicon film is formed as a conductive film (a conductor film). As the silicon film, for example, a polycrystalline silicon film is formed using the CVD method or the like. The gate electrode GE is formed by patterning the polycrystalline silicon film using the photolithography technology and the etching technology. It is to be noted that an impurity may be implanted into a material (the polycrystalline silicon film here) that configures the gate electrode GE according to a characteristic of each MISFET (NT, PT).
- Next, source/drain regions are formed in the semiconductor substrate S (the p-type well PW, the n-type well NW) of both sides of each gate electrode GE.
- First, the n-type impurity, such as arsenic (As) or phosphorus (P), is implanted into the p-type well PW of the both sides of the gate electrode GE, and the n− type semiconductor regions NM are formed (
FIG. 9 ). The n− type semiconductor regions NM are formed on the side walls of the gate electrode GE in a self-aligned manner. In addition, the p-type impurity, such as boron (B), is implanted into the n-type well NW of the both sides of the gate electrode GE, and the p− type semiconductor regions PM are formed (FIG. 9 ). The p− type semiconductor regions PM are formed on the side walls of the gate electrode GE in a self-aligned manner. - Next, the side wall insulating film (a side wall film) SW is formed on the side wall portions of the gate electrode GE. For example, as shown in
FIG. 10 , an insulating film that configures the side wall insulating film SW is formed over the whole main surface of the semiconductor substrate S. Here, the stacked film of the silicon oxide film SWa and the silicon nitride film SWb is used. The silicon oxide film SWa is formed over the whole main surface of the semiconductor substrate S, for example, using a batch-type CVD apparatus. Next, the silicon nitride film SWb is formed over the silicon oxide film SWa, for example, using a batch-type low-pressure CVD apparatus. As a result, the stacked film of the silicon oxide film SWa and the silicon nitride film SWb is formed over the whole main surface of the semiconductor substrate S. At this time, the stacked film of the silicon oxide film SWa and the silicon nitride film SWb is formed also on the back surface of the semiconductor substrate S similarly to the cases of the above-mentioned mask films MP and MN. Consequently, the mask film MN, the mask film MP, and the stacked film of the silicon oxide film SWa and the silicon nitride film SWb are formed on the back surface of the semiconductor substrate S from the substrate side. It is to be noted that as the side wall insulating film SW, an insulating film, such as a single-layer silicon oxide film and a single-layer silicon nitride film, may be used in addition to the stacked film of the silicon oxide film SWa and the silicon nitride film SWb. - Next, as shown in
FIG. 11 , the side wall insulating film SW is formed on the side wall portions of the gate electrode GE by etching back the stacked film of the silicon oxide film SWa and the silicon nitride film SWb. The etch back of the stacked film is performed by a single-wafer type etching apparatus. Consequently, the stacked film of the silicon oxide film SWa and the silicon nitride film SWb on the back surface side of the semiconductor substrate S becomes a state of remaining without being removed. - Next, as shown in
FIG. 12 , the n-type impurity, such as arsenic (As) or phosphorus (P), is implanted into the p-type well PW on both sides of a composite body of the gate electrode GE and the side wall insulating film SW, and the n+ type semiconductor regions NP are formed. The n+ type semiconductor regions NP are formed on the side walls of the side wall insulating film SW in a self-aligned manner. The n+ type semiconductor regions NP are formed as semiconductor regions that have a higher impurity concentration and a deeper junction depth than the n− type semiconductor regions NM. In addition, the p-type impurity, such as boron (B), is implanted into the n-type well NW of the both sides of the composite body of the gate electrode GE and the side wall insulating film SW, and the p+ type semiconductor regions PP are formed. The p+ type semiconductor regions PP are formed on the side walls of the side wall insulating film SW in a self-aligned manner. The p+ type semiconductor regions PP are formed as semiconductor regions that have a higher impurity concentration and a deeper junction depth than the p− type semiconductor regions PM. Next, heat treatment for activating the implanted impurity is performed. As a result, the source/drain regions of the LDD structure including the n− type semiconductor region NM and the n+ type semiconductor region NP are formed in the p-type well PW of the both sides of the gate electrode GE, and the source/drain regions of the LDD structure including the p− type semiconductor region PM and the p+ type semiconductor region PP are formed in the n-type well NW of the both sides of the gate electrode GE. - According to the above steps, the n-channel type MISFET (NT) is formed on a main surface of the p-type well PW, and the p-channel type MISFET (PT) is formed on a main surface of the n-type well NW.
- Next, a metal silicide film SIL is formed at upper parts of the gate electrode GE, the n+ type semiconductor region NP, and the P+ type semiconductor region PP, respectively using a salicide technology.
- First, a silicon oxide film is formed as a silicide mask SM at a region (not shown) where the metal silicide film SIL is not formed, for example, using the batch-type CVD apparatus (refer to
FIG. 13 ). At this time, similarly to the above-mentioned cases of the mask films MP and MN, and the stacked film of the silicon oxide film SWa and the silicon nitride film SWb, the silicide mask SM (silicon oxide film) is formed also on the back surface of the semiconductor substrate S. Consequently, the mask film MN, the mask film MP, the stacked film of the silicon oxide film SWa and the silicon nitride film SWb, and the silicide mask SM are formed on the back surface of the semiconductor substrate S from the substrate side. - Next, the silicide mask SM (silicon oxide film) over the n-channel type MISFET (NT) and the p-channel type MISFET (PT) is removed using the photolithography technology and the etching technology (refer to
FIG. 13 ). - Next, as shown in
FIG. 13 , a metal film M is formed over the whole surface of the semiconductor substrate S, heat treatment is applied thereto, and thereby the gate electrode GE, the n+ type semiconductor region NP, and the P+ type semiconductor region PP are made to react with the metal film M. As a result, the metal silicide film SIL is formed at the upper parts of the gate electrode GE, the n+ type semiconductor region NP, and the P+ type semiconductor region PP, respectively. The above-described metal film, for example, includes a cobalt (Co) film or a nickel (Ni) film, and can be formed using a sputtering method or the like. Next, the unreacted metal film M is removed (refer toFIG. 14 ). It is to be noted that a formation step of the metal silicide film SIL may be skipped. - Next, the insulating film (interlayer insulating film) IL1 is formed over the n-channel type MISFET (NT) and the p-channel type MISFET (PT). First, as shown in
FIG. 15 , the silicon nitride film IL1 a is formed so as to cover upper sides of the source/drain regions of the MISFETs (NT, PT) and the gate electrode GE. The silicon nitride film IL1 a is formed using the batch-type CVD apparatus. At this time, similarly to the above-mentioned mask films MP, MN, and the like, the silicon nitride film IL1 a is formed also on the back surface of the semiconductor substrate S. Consequently, the mask film MN, the mask film MP, the stacked film of the silicon oxide film SWa and the silicon nitride film SWb, the silicide mask SM, and the silicon nitride film IL1 a are formed on the back surface of the semiconductor substrate S from the substrate side. - Next, as shown in
FIG. 16 , the silicon oxide film IL1 b formed thicker than the silicon nitride film IL1 a is formed over the silicon nitride film IL1 a using the CVD method or the like. As a result, the interlayer insulating film IL1 including a stacked film of the silicon nitride film IL1 a and the silicon oxide film IL1 b can be formed. After formation of the interlayer insulating film IL1, an upper surface of the interlayer insulating film IL1 is planarized using a CMP method or the like if needed. - Next, as shown in
FIG. 17 , contact holes are formed in the interlayer insulating film IL1 by selectively removing the interlayer insulating film IL1 using the photolithography technology and the etching technology. At this time, utilizing an etching selection ratio of the silicon nitride film IL1 a and the silicon oxide film IL1 b, first, the silicon oxide film IL1 b is etched, the exposed silicon nitride film IL1 a is further etched, and thereby the contact holes can be formed accurately. - Next, a stacked film of a barrier conductor film (not shown) and a main conductor film is formed over the interlayer insulating film IL1 including insides of the contact holes. Next, the plugs P1 are formed by removing the unnecessary main conductor film and barrier conductor film over the interlayer insulating film IL1 by means of the CMP method or an etch-back method. These plugs P1 are, for example, formed at the upper parts of the n+ type semiconductor region NP and the P+ type semiconductor region PP via the metal silicide film SIL. In addition, the plugs P1 may be formed at the upper part of the gate electrode GE. It is to be noted that, for example, a titanium film, a titanium nitride film, or a stacked film thereof can be used as the barrier conductor film. In addition, a tungsten film or the like can be used as the main conductor film.
- Next, the wirings M1 including the conductive film are formed over the interlayer insulating film IL1 in which the plugs P1 have been buried. For example, a stacked film including a titanium/titanium nitride film, an aluminum film, and a titanium/titanium nitride film is sequentially deposited over the interlayer insulating film IL1 and the plugs P1 as the conductive film using the sputtering method or the like. The stacked film of the titanium/titanium nitride film is also called the barrier conductor film. Next, the wirings M1 are formed over the plugs P1 by patterning the above-described stacked film using the photolithography technology and the etching technology.
- The above-described aluminum film for forming the wirings M1 is not limited to a pure aluminum film, and can be used a conductive material film (however, the conductive material film exhibiting metallic conduction) containing aluminum as a principal component. For example, a compound film or an alloy film of Al (aluminum) and Si (silicon) can be used. In addition, a composition ratio of Al (aluminum) in the aluminum film is desirably larger than 50 atom % (i.e., the aluminum film is the Al-rich one). The same applies not only to the above-described aluminum film for forming the wirings M1 but to the aluminum films for forming the wirings M2 to M3.
- Next, as shown in
FIG. 18 , the interlayer insulating film IL2 is formed over the wirings M1. For example, a silicon oxide film is deposited over the wirings M1 by the CVD method or the like. - Next, contact holes are formed in the interlayer insulating film IL2 by selectively removing the interlayer insulating film IL2 using the photolithography technology and the etching technology. Next, the plugs P2 are formed in the interlayer insulating film IL2 by burying a conductive film inside the contact holes. These plugs P2 can be formed similarly to the plugs P1. Next, the wirings M2 including the conductive film are formed over the plugs P2. For example, a stacked film including a titanium/titanium nitride film, an aluminum film, and a titanium/titanium nitride film is sequentially deposited over the interlayer insulating film IL2 and the plugs P2 as the conductive film using the sputtering method or the like. Next, the wirings M2 are formed over the above-described plugs P2 by patterning the above-described stacked film using the photolithography technology and the etching technology.
- Next, as shown in
FIG. 19 , the interlayer insulating film IL3 is formed over the wirings M2. For example, a silicon oxide film is deposited over the wirings M2 by the CVD method or the like. Next, a contact hole is formed in the interlayer insulating film IL3 by selectively removing the interlayer insulating film IL3 using the photolithography technology and the etching technology. Next, the plug P3 is formed in the interlayer insulating film IL3 by burying a conductive film inside the contact hole. This plug P3 can be formed similarly to the plugs P1. Next, the wiring M3 including the conductive film is formed over the plug P3. For example, a stacked film including a titanium/titanium nitride film, an aluminum film, and a titanium/titanium nitride film is sequentially deposited over the interlayer insulating film IL3 and the plug P3 as the conductive film using the sputtering method or the like. Next, the wiring M3 is formed over the above-described plug P3 by patterning the above-described stacked film using the photolithography technology and the etching technology. - Next, as shown in
FIG. 20 , the interlayer insulating film IL4 is formed over the wiring M3. For example, a silicon oxide film is deposited over the wiring M3 by the CVD method or the like. Next, contact holes are formed in the interlayer insulating film IL4 by selectively removing the interlayer insulating film IL4 using the photolithography technology and the etching technology. Next, the plugs P4 are formed in the interlayer insulating film IL4 by burying a conductive film inside the contact holes. These plugs P4 can be formed similarly to the plugs P1. - Next, as shown in
FIG. 21 , the wiring M4 including the conductive film is formed over the plugs P4. For example, a stacked film including the titanium/titanium nitride film M4 a, the aluminum film M4 b, and the titanium film M4 c is sequentially deposited over the interlayer insulating film IL4 and the plugs P4 as the conductive film using the sputtering method or the like. Next, the wiring M4 is formed over the above-described plugs P4 by patterning the above-described stacked film using the photolithography technology and the etching technology. It is to be noted that at the time of the patterning of the wiring M4, for example, a silicon oxynitride film may be formed over the wiring M4 as an anti-reflection film. The silicon oxynitride film may be removed or may be made to remain over the wiring M4 after patterning of the wiring M4. - Next, as shown in
FIG. 22 , passivation treatment (oxidation treatment) of side surfaces (side surfaces of the aluminum film M4 b) of the wiring M4 is performed. For example, an aluminum oxide film (an Al2O3 film) M4 d is formed on the side surfaces (side surfaces of the aluminum film M4 b) of the wiring M4 by performing oxygen plasma treatment on the wiring M4. For example, treatment is performed for 120 seconds under a condition of stage temperature: 250° C.; high frequency power: 2000 W; pressure inside the treatment chamber: 100 Pa; and O2 gas flow rate: 7000 mL/min (sccm). According to such treatment, the aluminum oxide film having a film thickness of approximately 1 to 5 nm can be formed on the side surfaces of the wiring M4. It is to be noted that treatment using ozone (O3) can also be performed for passivation treatment (oxidation treatment) in addition to the treatment using oxygen. - Next, as shown in
FIG. 23 , the protection film PRO is formed over the wiring M4. For example, a silicon nitride film PROa is deposited over the interlayer insulating film IL4 including a top of the wiring M4 by the CVD method or the like. and further, a silicon oxide film PROb is deposited over the silicon nitride film PROa by the CVD method or the like. - Next, as shown in
FIG. 24 , the opening OA1 is formed by removing the protection film PRO over the pad region PD1 of the wiring M4 (aluminum film M4 b). For example, a photoresist film having an opening in the formation region of the opening OA1 is formed over the protection film PRO, and the protection film PRO is etched by using the photoresist film as a mask. When the anti-reflection film remains, the film is also etched. Next, the exposed titanium film M4 c is further etched. As a result, the aluminum film M4 b of the pad region PD1 is exposed. In other words, the pad region PD1 of the aluminum film M4 b is exposed to the bottom surface of the opening OA1. - Next, as shown in
FIG. 25 , the aluminum nitride film (AlN film) M4 e is formed by nitriding the pad region PD1 of the aluminum film M4 b. For example, ammonia (NH3) plasma treatment is performed. For example, treatment is performed for 20 seconds under a condition of stage temperature: 400° C.; high frequency power: 270 W; pressure inside the treatment chamber: 660 Pa; and NH3 gas flow rate: 145 mL/min (sccm). It is to be noted that in nitriding treatment, plasma treatment using nitrogen compound gas, such as nitrogen (N2) and ammonia (NH3), is performed. - According to such treatment, the aluminum nitride film (AlN film) having a film thickness of approximately 3 to 6 nm can be formed on a surface of the pad region PD1. The film thickness of the aluminum nitride film (AlN film) is preferably set to be less than 10 nm.
- Next, utilizing the pad region PD1, performed is a test of whether or not the semiconductor device performs desired operation. For example, a probe needle is stuck into the pad region PD1, a predetermined electrical signal is applied thereto, and performed is test of whether or not the semiconductor device performs desired operation. At this time, since the film thickness of the aluminum nitride film (AlN film) is several nanometers, the aluminum nitride film can be easily broken through by the probe needle, and does not interfere with electrical conduction of the probe needle and the pad region PD1. A probe mark is formed in the pad region PD1 due to this test step.
- After that, back grinding of the semiconductor substrate S is performed, the semiconductor substrate S is reduced in film thickness, and is cut (diced) to be divided into a plurality of semiconductor chips (divided into individual pieces). As a result, the semiconductor chip is obtained from each chip region of the semiconductor substrate S (semiconductor wafer).
- Next, as shown in
FIG. 26 , the projection electrode (bump electrode) BP including the conductive member is formed over the pad region PD1 (bonding step). The conductive member, for example, includes gold or an alloy containing gold. For example, a gold ball is formed at a tip of a wire including gold by an electric torch, and the wire connected to the gold ball is cut while crimping the gold ball to the pad region PD1. After this, a gold bump is mounted over an external terminal (a wiring, a lead) formed on a wiring substrate or the like, they are electrically coupled to each other, and thereby the semiconductor device (chip) can be mounted. In addition, electrical coupling of the pad region PD1 and the wiring (lead) may be performed by a bonding wire. In this case, for example, the gold ball is formed at one end of the wire including gold by the electric torch and is crimped to the pad region PD1, and multiple ends of the wire connected to the gold ball are crimped to the wiring (lead). - As described above, the conductive member (the bump electrode, the bonding wire) electrically coupled to the external terminal is fixed over the pad region PD1 by applying pressure, and thereby the aluminum nitride film M4 e is cracked (broken), and electrical coupling of the wiring M4 and the conductive member (BP) can be achieved via cracks of the aluminum nitride film M4 e.
- As explained above in detail, according to the present embodiment, since the aluminum nitride film M4 e is provided over the pad region PD1, formation reaction of foreign substances in the pad region PD1 can be prevented also in the case where the silicon nitride film (SWb, IL1 a) is formed on the back surface of the semiconductor substrate. Particularly, after the formation step of the pad region PD1, also in a case where time is required by the inspection step and the bonding step, the silicon nitride film is formed on the back surface of the semiconductor substrate, and where a state of the exposure of the pad region PD1 continues for a long period of time, formation reaction of foreign substances can be effectively prevented.
- Particularly, since an influence of the film formed on the back surface becomes larger along with enlargement in diameter of the semiconductor substrate (wafer), application of the present embodiment is effective, for example, when a semiconductor substrate (wafer) having a diameter not less than 300 mm is used.
- It is to be noted that although in the above-described manufacturing steps, the formation step of the silicon oxide film SWa and the formation step of the silicon nitride film IL1 a have been exemplified as the step in which the silicon nitride film is formed on the back surface of the semiconductor substrate, the present invention is not limited to these. A silicon nitride film may be used for another component part of the semiconductor device, and it is needless to say that in a formation step of the silicon nitride film, the silicon nitride film can be formed on the back surface of the semiconductor substrate in some cases. In addition, a silicon nitride film may be used as a mask film formed in various treatment steps (for example, an ion implantation step), it is needless to say that in a formation step of the silicon nitride film, the silicon nitride film can be formed on the back surface of the semiconductor substrate in some cases.
- Although in the above-described manufacturing steps, nitriding treatment of the pad region PD1 of the aluminum film M4 b is performed after the opening OA1 is formed, the nitriding treatment may be performed after passivation treatment (oxidation treatment) is performed on the pad region PD1 of the aluminum film M4 b. It is to be noted that since an application is similar to the first embodiment except for the configuration over the pad region PD1 of the aluminum film M4 b, detailed explanation thereof is omitted.
-
FIG. 27 is a cross-sectional diagram showing a configuration of a pad region of a semiconductor device of the application of the present embodiment. As shown inFIG. 27 , in the present application, the wiring M4 has: the titanium/titanium nitride film M4 a; the aluminum film M4 b; and the titanium film M4 c. The aluminum oxide film (Al2O3 film) M4 d is formed on the side walls of the wiring M4. - In addition, the protection film PRO is formed over the wiring M4, and a stacked film of an aluminum oxide film M4 f and the aluminum nitride film M4 e is provided in the opening OA1 (pad region PD1) in the protection film PRO. In other words, in the opening OA1 (pad region PD1) in the protection film PRO, the aluminum oxide film M4 f is formed over the aluminum film M4 b and further, the aluminum nitride film M4 e is formed over the aluminum oxide film M4 f.
- As described above, also when the stacked film of the aluminum oxide film M4 f and the aluminum nitride film M4 e is provided over the pad region PD1, formation reaction of foreign substances can be prevented in the pad region PD1.
- Next, there will be explained a step of forming the stacked film of the aluminum oxide film M4 f and the aluminum nitride film M4 e over the pad region PD1.
- First, as explained with reference to
FIG. 24 , the opening OA1 is formed by removing the protection film PRO over the pad region PD1 of the wiring M4 (aluminum film M4 b) and further, the exposed titanium film M4 c is etched. As a result, the aluminum film M4 b of the pad region PD1 is exposed. - Next, the aluminum oxide film (Al2O3 film) M4 f is formed by oxidizing the pad region PD1 of the aluminum film M4 b (refer to
FIG. 27 ). For example, oxygen plasma treatment is performed for 120 seconds under a condition of stage temperature: 250° C.; high frequency power: 2000 W; pressure inside the treatment chamber: 100 Pa; and O2 gas flow rate: 7000 mL/min (sccm). - Next, the aluminum nitride film (AlN film) is formed by nitriding the pad region PD1 of the aluminum film M4 b. For example, NH3 plasma treatment is performed for 20 seconds under a condition of stage temperature: 400° C.; high frequency power: 270 W; pressure inside the treatment chamber: 660 Pa; and NH3 gas flow rate: 145 mL/min (sccm).
- In this NH3 plasma treatment, after the aluminum oxide film (Al2O3 film) M4 f is reduced, and the aluminum oxide film is converted into aluminum, an aluminum nitride film can be formed. As a result, the stacked film of the aluminum oxide film M4 f and the aluminum nitride film M4 e can be formed over the pad region PD1.
- It is to be noted that depending on a film thickness of the aluminum oxide film M4 f, all of it may become the aluminum nitride film M4 e.
- In addition, the aluminum oxide film M4 f is hard to form as a uniform film, and it may be a discontinuous film having pinholes in some cases.
FIG. 28 is a cross-sectional diagram showing another configuration of a stacked film of the pad region. As shown inFIG. 28 , the aluminum nitride film M4 e may be formed so as to fill regions (pinholes) PIN where the aluminum oxide film M4 f has not been formed. In this case, for example, N2 plasma treatment is performed. Since there is no reduction action in the N2 plasma treatment, the aluminum nitride film M4 e is formed in the regions (pinholes) PIN where the aluminum oxide film M4 f has not been formed. - In such a case as well, the pad region PD1 is covered with the aluminum oxide film M4 f or the aluminum nitride film M4 e, and formation reaction of foreign substances can be prevented in the pad region PD1. As a matter of course, NH3 plasma treatment may be performed, and the aluminum nitride film M4 e may be formed on the whole pad region PD1 including the regions (pinholes) PIN where the aluminum oxide film M4 f has not been formed.
- As described above, both of the oxidation treatment and the nitriding treatment may be applied to the pad region PD1. However, since the aluminum oxide film M4 f and the aluminum nitride film M4 e that are formed are the thin films having thicknesses not more than 5 nm and less than 10 nm, respectively, it is considered that a stacked state of the films can have various modes.
- Formation of the films in the stacked states shown in
FIGS. 27 and 28 can be confirmed by detecting component elements of the aluminum oxide film M4 f and the aluminum nitride film M4 e by means of Auger electron spectroscopy analysis and the like. - It is to be noted that since the aluminum oxide film M4 f easily becomes the discontinuous film having the pinholes as mentioned above, it is not preferable to cover the pad region PD1 with a single layer of the aluminum oxide film M4 f. As shown in
FIGS. 27 and 28 , formation reaction of foreign substances can be effectively prevented in the pad region PD1 by forming the aluminum nitride film M4 e together with the aluminum oxide film M4 f. -
FIG. 29 is a graph showing a relation between presence/absence of NH3 plasma treatment and the number of corrosion occurrences. A horizontal axis indicates a wafer number, and a vertical axis indicates the number of corrosion occurrences [number]. Visual inspection test was performed on twenty-four wafers (semiconductor substrates) left (stored) for eight days, and twenty-four wafers (semiconductor substrates) left (stored) for twelve days in a state where silicon nitride films were formed on back surfaces of the semiconductor substrates, and where the pad regions PD1 were exposed. - When NH3 plasma treatment was not performed (rhombus marks), the number of corrosion occurrences increased from two to three as a leaving period becomes longer. Namely, the number of corrosion occurrences increased from two to three as the leaving period became longer. In contrast with this, when NH3 plasma treatment was performed (square marks), the number of corrosion occurrences was zero regardless of the leaving period. Namely, the number of corrosion occurrences in the case where NH3 plasma treatment was performed (square marks) was less than that in the case where NH3 plasma treatment was not performed (rhombus marks), and the number of corrosion occurrences remained less even though the leaving period became longer.
- As described above, a preventive effect on corrosion (formation reaction of foreign substances) by the aluminum nitride film M4 e over the pad region PD1 could be confirmed.
- Although in the first embodiment, the projection electrode (bump electrode) BP including the conductive member is formed over the pad region PD1 (refer to
FIG. 26 ), a rewiring may be provided over the pad region PD1, and the projection electrode BP including the conductive member may be provided over the rewiring. -
FIG. 30 is a cross-sectional diagram showing a configuration of a semiconductor device of the present embodiment. Since configurations of layers lower than the wiring M4 are similar to the case of the first embodiment, detailed explanation thereof is omitted. - As shown in
FIG. 30 , the wiring M4 is formed over the interlayer insulating film IL4, and is coupled to the wiring M3 via the plugs P4. - An interlayer insulating film IL5 is formed over the wiring M4. The opening OA1 is provided in the interlayer insulating film IL5, and a part of the wiring M4 is exposed from the bottom of the opening OA1. The exposed portion of the wiring M4 is called the pad region PD1. The wiring M4 is the wiring containing aluminum.
- A rewiring RW is formed in the opening OA1 and over the interlayer insulating film IL5. Consequently, the wiring M4 and the rewiring RW are coupled to each other at the bottom (pad region PD1) of the opening OA1. The rewiring RW is the wiring containing aluminum.
- In the semiconductor device of the present embodiment, the wiring M4 is the top-layer wiring, desired wire connection of a semiconductor element (for example, the above-described MISFET) is made by the wirings (M1 to M4), and desired operation can be performed. Consequently, utilizing the pad region PD1, which is the exposed portion of the wiring (top-layer wiring) M4, can be performed a test (a test step) of whether or not the semiconductor device performs the desired operation.
- Additionally, the rewiring RW is the wiring to pull out the pad region PD1, which is a part of the wiring (top-layer wiring) M4, to a desired region (a pad region PD2) of a chip.
- A protection film PI is formed over the rewiring RW. An opening OA2 is provided in the protection film PI, and a main surface of the rewiring RW is exposed from a bottom of the opening OA2. The exposed portion of the rewiring RW is called the pad region PD2.
- In addition, the projection electrode (bump electrode) BP including the conductive member is formed over the pad region PD2. In addition, a bonding wire including a conductive member may be coupled to over the pad region PD2.
- Here, in the present embodiment, the aluminum nitride film M4 e is formed on the pad region PD1 (exposed surface) of the wiring (top-layer wiring) M4 containing aluminum, and corrosion of the wiring M4 is prevented. In addition, an aluminum nitride film RWb is formed on the pad region PD2 (an exposed surface) of the rewiring RW containing aluminum, and corrosion of the rewiring RW is prevented.
- As described above, also in a case where time is required by the inspection step, the silicon nitride film is formed on the back surface of the semiconductor substrate, and where the state of the exposure of the pad region PD1 continues for a long period of time, formation reaction of foreign substances can be effectively prevented by forming the aluminum nitride film M4 e on the pad region PD1. In addition, also in a case where time is required by a subsequent step, such as the bonding step, the silicon nitride film is formed on the back surface of the semiconductor substrate, and where a state of the exposure of the pad region PD2 continues for a long period of time, formation reaction of foreign substances can be effectively prevented by forming the aluminum nitride film RWb on the pad region PD2.
- Next, formation steps of the wiring M4 and the rewiring RW will be explained.
- First, the interlayer insulating film IL5 is formed over the wiring M4. For example, similarly to the case of the first embodiment, a silicon nitride film IL5 a is deposited over the interlayer insulating film IL4 including the top of the wiring M4 by the CVD method or the like and further, a silicon oxide film IL5 b is deposited over the silicon nitride film IL5 a by the CVD method or the like (refer to
FIG. 23 ). - Next, the opening OA1 is formed by removing the interlayer insulating film IL5 over the pad region PD1 of the wiring M4 (aluminum film M4 b). For example, a photoresist film having an opening in the formation region of the opening OA1 is formed over the interlayer insulating film IL5, and the interlayer insulating film IL5 is etched by using the photoresist film as a mask. Next, the exposed titanium film M4 c is further etched. As a result, the aluminum film M4 b of the pad region PD1 is exposed (refer to
FIG. 24 ). - Next, an aluminum nitride film (AlN film) is formed by nitriding the pad region PD1 of the aluminum film M4 b (refer to
FIG. 25 ). For example, similarly to the case of the first embodiment, ammonia (NH3) plasma treatment is performed. - Next, utilizing the pad region PD1, performed is a test of whether or not the semiconductor device performs desired operation. For example, a probe needle is stuck into the pad region PD1, and conduction test is performed. At this time, since a film thickness of the aluminum nitride film (AlN film) is several nanometers, the aluminum nitride film can be easily broken through by the probe needle, and does not interfere with the conduction test.
- Next, the rewiring RW including the conductive film is formed in the opening OA1 and over the interlayer insulating film IL5. For example, an aluminum film is deposited in the opening OA1 and over the interlayer insulating film IL5 as a conductive film using the sputtering method or the like. A stacked film including a titanium/titanium nitride film, an aluminum film, and a titanium nitride film may be used as the conductive film. Next, the rewiring RW is formed by patterning the above-described conductive film using the photolithography technology and the etching technology.
- Next, the protection film PI is formed over the rewiring RW. For example, a photosensitive polyimide film is used as the protection film PI, and it is coated over the rewiring RW and the interlayer insulating film IL5.
- Next, the opening OA2 is formed by removing the protection film PI over the pad region PD2 of the rewiring RW (aluminum film RWa). For example, the opening OA2 is formed by exposing and developing the photosensitive polyimide film. As a result, the rewiring (aluminum film) RW of the pad region PD2 is exposed. It is to be noted that when the stacked film including the titanium/titanium nitride film, the aluminum film, and the titanium nitride film is used as the rewiring RW, the titanium nitride film of the pad region PD2 is also removed, and the aluminum film is exposed.
- Next, an aluminum nitride film (AlN film) is formed by nitriding the pad region PD2 of the rewiring (aluminum film) RW. For example, similarly to the case of the first embodiment, ammonia (NH3) plasma treatment is performed.
- After that, back grinding of the semiconductor substrate S is performed, the semiconductor substrate S is reduced in film thickness, and is cut (diced) to be divided into a plurality of semiconductor chips (divided into individual pieces). As a result, a semiconductor chip is obtained from each chip region of the semiconductor substrate S (semiconductor wafer).
- Next, the projection electrode (bump electrode) BP including the conductive member is formed over the pad region PD2 (bonding step). The projection electrode (bump electrode) BP can be formed similarly to the first embodiment. In addition, a bonding wire may be formed over the pad region PD2 similarly to the first embodiment.
- It is to be noted that since the aluminum nitride film (AlN film) over the pad region PD1 of the wiring M4 is easily cracked (broken) by a film stress at the time of formation of the rewiring RW, electrical conduction of the wiring M4 and the rewiring RW can be achieved. In addition, when a connection resistance between the wiring M4 and the rewiring RW is high, the aluminum nitride film (AlN film) over the pad region PD1 of the wiring M4 may be removed before the formation step of the rewiring RW.
- Hereinbefore, although the invention made by the present inventor has been specifically explained based on the embodiments, the present invention is not limited to the above-described embodiments, and it is needless to say that various changes can be made without departing from the scope of the invention.
- For example, although the wirings M1 to M3 are formed by patterning in the first embodiment, they may be formed using a so-called “damascene method” in which a conductive film, such as copper (Cu), is buried in a wiring groove provided in an interlayer insulating film. In addition, the wirings and the plugs (such as M2 and P2) may be formed using a so-called “dual damascene method” in which the conductive film, such as copper (Cu), is simultaneously buried in the wiring groove in the interlayer insulating film and a contact hole thereunder.
Claims (8)
1. A semiconductor device comprising:
a silicon nitride film formed above a front surface side of a semiconductor substrate;
a first wiring formed above the silicon nitride film;
a second wiring containing aluminum formed over the first wiring via a first insulating film;
a second insulating film having an opening over the second wiring; and
aluminum nitride formed over the second wiring at a bottom surface of the opening.
2. The semiconductor device according to claim 1 ,
wherein a bonding wire or a bump electrode is formed over the second wiring at the bottom surface of the opening.
3. The semiconductor device according to claim 1 , further comprising:
a probe mark formed over the second wiring at the bottom surface of the opening.
4. The semiconductor device according to claim 1 , further comprising:
aluminum oxide formed on side walls of the second wiring.
5. The semiconductor device according to claim 4 , wherein the aluminum nitride and the aluminum oxide are formed over the second wiring at the bottom surface of the opening.
6. The semiconductor device according to claim 1 , further comprising:
an MISFET formed over the semiconductor substrate,
wherein the MISFET includes:
a gate electrode formed over the semiconductor substrate via a gate insulating film; and
a side wall insulating film formed on side walls of the gate electrode, and
wherein the silicon nitride film configures the side wall insulating film.
7. The semiconductor device according to claim 1 , further comprising:
an MISFET formed over the semiconductor substrate;
the silicon nitride film formed over source and drain regions of the MISFET; and
a silicon oxide film formed over the silicon nitride film.
8. The semiconductor device according to claim 1 ,
wherein the semiconductor substrate is in a wafer state, and
wherein the silicon nitride film is formed also on a back surface of the semiconductor substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/238,471 US20160358853A1 (en) | 2014-01-15 | 2016-08-16 | Method of manufacturing semiconductor device and semiconductor device |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2014005373A JP6300533B2 (en) | 2014-01-15 | 2014-01-15 | Semiconductor device manufacturing method and semiconductor device |
JP2014-005373 | 2014-01-15 | ||
US14/592,730 US9443817B2 (en) | 2014-01-15 | 2015-01-08 | Method of manufacturing semiconductor device and semiconductor device |
US15/238,471 US20160358853A1 (en) | 2014-01-15 | 2016-08-16 | Method of manufacturing semiconductor device and semiconductor device |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/592,730 Continuation US9443817B2 (en) | 2014-01-15 | 2015-01-08 | Method of manufacturing semiconductor device and semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
US20160358853A1 true US20160358853A1 (en) | 2016-12-08 |
Family
ID=53521985
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/592,730 Active US9443817B2 (en) | 2014-01-15 | 2015-01-08 | Method of manufacturing semiconductor device and semiconductor device |
US15/238,471 Abandoned US20160358853A1 (en) | 2014-01-15 | 2016-08-16 | Method of manufacturing semiconductor device and semiconductor device |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/592,730 Active US9443817B2 (en) | 2014-01-15 | 2015-01-08 | Method of manufacturing semiconductor device and semiconductor device |
Country Status (5)
Country | Link |
---|---|
US (2) | US9443817B2 (en) |
JP (1) | JP6300533B2 (en) |
KR (1) | KR20150085466A (en) |
CN (1) | CN104779173A (en) |
TW (1) | TW201528371A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10879204B2 (en) * | 2018-02-08 | 2020-12-29 | Sensors Unlimited, Inc. | Bump structures for high density flip chip interconnection |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2016219620A (en) * | 2015-05-21 | 2016-12-22 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device and foup for use therein |
US9917027B2 (en) * | 2015-12-30 | 2018-03-13 | Globalfoundries Singapore Pte. Ltd. | Integrated circuits with aluminum via structures and methods for fabricating the same |
US9831193B1 (en) | 2016-05-31 | 2017-11-28 | Texas Instruments Incorporated | Methods and apparatus for scribe street probe pads with reduced die chipping during wafer dicing |
KR20180098009A (en) | 2017-02-24 | 2018-09-03 | 삼성전자주식회사 | Printed Circuit Board, and semiconductor package having the same |
JP6832755B2 (en) * | 2017-03-14 | 2021-02-24 | エイブリック株式会社 | Semiconductor devices and methods for manufacturing semiconductor devices |
JP6509300B1 (en) | 2017-10-25 | 2019-05-08 | 三菱電機株式会社 | Semiconductor device manufacturing method |
JP7032159B2 (en) * | 2018-02-05 | 2022-03-08 | エイブリック株式会社 | Manufacturing method of semiconductor device and semiconductor device |
US11444025B2 (en) * | 2020-06-18 | 2022-09-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Transistor and fabrication method thereof |
IT202100014060A1 (en) * | 2021-05-28 | 2022-11-28 | St Microelectronics Srl | METHOD OF MANUFACTURING A REDISTRIBUTION LAYER, REDISTRIBUTION LAYER, INTEGRATED CIRCUIT AND METHOD OF ELECTRICALLY TESTING THE INTEGRATED CIRCUIT |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5739579A (en) * | 1992-06-29 | 1998-04-14 | Intel Corporation | Method for forming interconnections for semiconductor fabrication and semiconductor device having such interconnections |
US20060194430A1 (en) * | 2005-02-28 | 2006-08-31 | Michael Beck | Metal interconnect structure and method |
US20080311739A1 (en) * | 2005-11-28 | 2008-12-18 | Nxp B.V. | Method of Forming a Self Aligned Copper Capping Layer |
US20120018874A1 (en) * | 2010-07-26 | 2012-01-26 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming RDL over Contact Pad with High Alignment Tolerance or Reduced Interconnect Pitch |
US20120074573A1 (en) * | 2010-09-29 | 2012-03-29 | Dallmann Gerald | Semiconductor structure and method for making same |
US20150069620A1 (en) * | 2013-09-09 | 2015-03-12 | Taiwan Semiconductor Manufacturing Company, Ltd | Semiconductor Devices and Methods of Forming Same |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04186838A (en) * | 1990-11-21 | 1992-07-03 | Toshiba Corp | Manufacture of semiconductor device |
JP3185150B2 (en) * | 1991-03-15 | 2001-07-09 | 日本テキサス・インスツルメンツ株式会社 | Method for manufacturing semiconductor device |
JP4140802B2 (en) * | 1999-07-19 | 2008-08-27 | Ykk株式会社 | Automatic door safety device |
US6984591B1 (en) * | 2000-04-20 | 2006-01-10 | International Business Machines Corporation | Precursor source mixtures |
JP3425927B2 (en) * | 2000-05-16 | 2003-07-14 | 九州日本電気株式会社 | Method for manufacturing semiconductor device |
JP2002075996A (en) | 2000-08-25 | 2002-03-15 | Rohm Co Ltd | Semiconductor device and its manufacturing method |
JP4623949B2 (en) * | 2003-09-08 | 2011-02-02 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor integrated circuit device |
JP5014632B2 (en) * | 2006-01-13 | 2012-08-29 | ルネサスエレクトロニクス株式会社 | Semiconductor device and manufacturing method of semiconductor device |
JP5214913B2 (en) * | 2007-05-31 | 2013-06-19 | ローム株式会社 | Semiconductor device |
JP2009076653A (en) * | 2007-09-20 | 2009-04-09 | Toshiba Corp | Semiconductor device and manufacturing method therefor |
KR20090035127A (en) * | 2007-10-05 | 2009-04-09 | 주식회사 하이닉스반도체 | Method for forming metal wiring of semiconductor device |
US7704884B2 (en) * | 2008-04-11 | 2010-04-27 | Micron Technology, Inc. | Semiconductor processing methods |
JP5417748B2 (en) * | 2008-06-23 | 2014-02-19 | 富士通セミコンダクター株式会社 | Manufacturing method of semiconductor device |
KR101315880B1 (en) * | 2008-07-23 | 2013-10-08 | 삼성전자주식회사 | Metal wiring structure and method of manufacturing the same |
JP2010212589A (en) * | 2009-03-12 | 2010-09-24 | Renesas Electronics Corp | Manufacturing method of semiconductor device |
JP2011054818A (en) * | 2009-09-03 | 2011-03-17 | Seiko Epson Corp | Method for manufacturing semiconductor device |
JP2012094593A (en) * | 2010-10-25 | 2012-05-17 | Renesas Electronics Corp | Semiconductor device and method of manufacturing semiconductor device |
JP5909852B2 (en) * | 2011-02-23 | 2016-04-27 | ソニー株式会社 | Manufacturing method of semiconductor device |
-
2014
- 2014-01-15 JP JP2014005373A patent/JP6300533B2/en active Active
- 2014-12-31 KR KR1020140194756A patent/KR20150085466A/en not_active Application Discontinuation
-
2015
- 2015-01-08 US US14/592,730 patent/US9443817B2/en active Active
- 2015-01-14 TW TW104101225A patent/TW201528371A/en unknown
- 2015-01-14 CN CN201510018698.4A patent/CN104779173A/en active Pending
-
2016
- 2016-08-16 US US15/238,471 patent/US20160358853A1/en not_active Abandoned
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5739579A (en) * | 1992-06-29 | 1998-04-14 | Intel Corporation | Method for forming interconnections for semiconductor fabrication and semiconductor device having such interconnections |
US20060194430A1 (en) * | 2005-02-28 | 2006-08-31 | Michael Beck | Metal interconnect structure and method |
US20080311739A1 (en) * | 2005-11-28 | 2008-12-18 | Nxp B.V. | Method of Forming a Self Aligned Copper Capping Layer |
US20120018874A1 (en) * | 2010-07-26 | 2012-01-26 | Stats Chippac, Ltd. | Semiconductor Device and Method of Forming RDL over Contact Pad with High Alignment Tolerance or Reduced Interconnect Pitch |
US20120074573A1 (en) * | 2010-09-29 | 2012-03-29 | Dallmann Gerald | Semiconductor structure and method for making same |
US20150069620A1 (en) * | 2013-09-09 | 2015-03-12 | Taiwan Semiconductor Manufacturing Company, Ltd | Semiconductor Devices and Methods of Forming Same |
Non-Patent Citations (2)
Title |
---|
JP 2012-094593 A ABS * |
Nayoya et al., Semiconductor device and method of manufacturing semionductor device, 2012-05-17, Espacenet (JP2012094493). * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10879204B2 (en) * | 2018-02-08 | 2020-12-29 | Sensors Unlimited, Inc. | Bump structures for high density flip chip interconnection |
Also Published As
Publication number | Publication date |
---|---|
US9443817B2 (en) | 2016-09-13 |
CN104779173A (en) | 2015-07-15 |
TW201528371A (en) | 2015-07-16 |
US20150200158A1 (en) | 2015-07-16 |
JP6300533B2 (en) | 2018-03-28 |
JP2015133452A (en) | 2015-07-23 |
KR20150085466A (en) | 2015-07-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9443817B2 (en) | Method of manufacturing semiconductor device and semiconductor device | |
JP4653949B2 (en) | Semiconductor device manufacturing method and semiconductor device | |
US7221056B2 (en) | Semiconductor integrated circuit device and manufacturing method thereof | |
JP5944285B2 (en) | Semiconductor device and manufacturing method thereof | |
US20170278747A1 (en) | High performance middle of line interconnects | |
TWI536497B (en) | Semiconductor device manufacturing method and semiconductor device | |
JP2007027680A (en) | Semiconductor device and method of fabricating the same | |
US6764945B2 (en) | Method of manufacturing a multilayer metallization structure with non-directional sputtering method | |
US9991125B2 (en) | Method for forming semiconductor device structure | |
US20230361039A1 (en) | Interconnect Structure and Method of Forming Thereof | |
TWI700799B (en) | Conductive structure, layout structure including conductive structure, and method for manufacturing conductive structure | |
US20100233863A1 (en) | Method of manufacturing semiconductor device | |
US20080261397A1 (en) | Method for Manufacturing Semiconductor Device | |
US20070173047A1 (en) | FUSI integration method using SOG as a sacrificial planarization layer | |
US20100173465A1 (en) | Semiconductor device having silicide transistors and non-silicide transistors formed on the same substrate and method for fabricating the same | |
US8338247B2 (en) | Semiconductor device and method of manufacturing same | |
TWI723471B (en) | Semiconductor structure and associated manufacturing method | |
US20230033570A1 (en) | Structure and formation method of semiconductor device with contact structures | |
TWI792293B (en) | Semiconductor device and method of forming the same | |
US11757018B2 (en) | Formation method of semiconductor device with gate all around structure | |
US20230290638A1 (en) | Semiconductor device structure with glue layer and method for forming the same | |
KR100548579B1 (en) | Method of manufacturing semiconductor device | |
TW202308040A (en) | Semiconductor device and method of forming the same | |
TW202339282A (en) | Semiconductor device and method for forming the same | |
JP2010093030A (en) | Method for manufacturing semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN Free format text: CHANGE OF ADDRESS;ASSIGNOR:RENESAS ELECTRONICS CORPORATION;REEL/FRAME:045764/0902 Effective date: 20150731 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |