US3896428A

US3896428A - Display apparatus with selective character width multiplication

Info

Publication number: US3896428A
Application number: US502889A
Authority: US
Inventors: Robert C Williams
Original assignee: GTE Information Systems Inc
Current assignee: Dyncorp Information Systems LLC
Priority date: 1974-09-03
Filing date: 1974-09-03
Publication date: 1975-07-22
Anticipated expiration: 1992-07-22

Abstract

A display apparatus for displaying data characters on a CRT video display monitor so as to have one or more display attributes or characteristics. In accordance with the present invention, data characters may be displayed on a CRT video display monitor so as to be inverted in appearance, intensified, underlined, struck out, made amenable to detection by a light pen, or made to have a width twice that of a normal display character. Data characters having the abovementioned display attributes may be intermixed in one or more character display rows of the CRT video display monitor, and any given data character may have only one of the abovementioned display attributes or several of the display attributes simultaneously. To achieve the display of data characters having one or more of the abovementioned display attributes, the data characters are encoded in binary form and preceded by a binary encoded attribute character including attribute bits specifying the display attributes which the data characters are to have when displayed on the CRT video display monitor. The attribute bits of the attribute character are employed by the display apparatus of the invention to modify the accompanying data characters to achieve the particular display attributes for these data characters as specified by the attribute bits of the attribute character. In accordance with the present invention, particularly simple and novel circuitry is provided to achieve the display of data characters of double width.

Description

United States Patent Williams 1 DISPLAY APPARATUS WITH SELECTIVE CHARACTER WIDTH MULTIPLICATION [75] Inventor: Robert C. Williams, Churchville, Pa.

[73] Assignee: GTE Information Systems Incorporated, Stamford, Conn.

[22] Filed: Sept. 3, 1974 [21] Appl. No.: 502,889

[52] US. Cl. 340/324 AD; 178/30 [51] Int. Cl. G06F 3/14 [58] Field of Search 340/324 A, 324 AD, 336; 178/15, 30', 355/ [56] References Cited UNITED STATES PATENTS 3,281,822 /1966 Evans 340/324 AD 3,432,846 3/1969 Jones ct a1. 340/336 3,444,319 5/1969 Artzt ct a1 340/324 AD 3,466,645 9/1969 Granberg ct 211.... 340/324 A 3,531,796 9/1970 Kiesling 340/324 AD 3,603,963 9/1971 Ward 340/324 AD 3,603,966 9/1971 Gregg, Jr. et a1. 340/324 AD 3,648,272 3/1972 Schroder et a1 340/324 AD 3,659,283 4/1972 Ophir 340/324 AD 3.678.497 7/1972 Watson et a1. 340/324 AD Primary ExaminerMarsha1l M. Curtis Attorney, Agent, or Firm-Peter Xiarhos; Elmer .l. Nealon; Norman .1. OMalley ADDRESS (FROM RASTER LINE CTR 321 [57] ABSTRACT A display apparatus for displaying data characters on a CRT video display monitor so as to have one or more display attributes or characteristics. In accordance with the present invention, data characters may be displayed on a CRT video display monitor so as to be inverted in appearance, intensified, underlined, struck out, made amenable to detection by a light pen, or made to have a width twice that of a normal display character. Data characters having the abovementioned display attributes may be intermixed in one or more character display rows of the CRT video display monitor, and any given data character may have only one of the abovementioned display attributes or several of the display attributes simultaneously.

To achieve the display of data characters having one or more of the abovementioned display attributes, the data characters are encoded in binary form and preceded by a binary encoded attribute character including attribute bits specifying the display attributes which the data characters are to have when displayed on the CRT video display monitor. The attribute bits of the attribute character are employed by the display apparatus of the invention to modify the accompanying data characters to achieve the particular display attributes for these data characters as specified by the attribute bits of the attribute character. In accordance with the present invention, particularly simple and novel circuitry is provided to achieve the display of data characters of double width.

7 Claims, 24 Drawing Figures 92 CHAR PAR/SER OUTPUT eq ROMl REG ENAB cu s msa FORCE Os LK areas, m 32" 90' RESET 28) FROM user H lt' 5 PEN 7 E w 94 ENABLE 9e GLSB 1 L06 T0 MUX |o7 (bl-D61 'in. fNv [20 CUR cuR HOLDNG CURRENTl LOAD (lNvcuR, BUFFER ATTR STROBE NV,|NT1

BUFFER {NV 99 s o OUR a- UL,1NVT l g Mux I03 LOGIC uuv HORI jlegjXC-OR gig cum vERT.

BLANK '"O v at L'os ssnc |22 TO 55 Mux 68 RECIRC so I lT0 l 0% D /UNL0AD g" oec AND GAT S 731 UL [00 E cum 249-269 25% LOAD STROBE7 25.25)

LOG To -MH RECIRC TIME f 3, Eg

. J (91 1a- ENAB TO 13 E BLA K 2 "6,120 30 9439- I I 2 T09 fi eel It 32 34 CTR L72 1 Y 26 P11555110) PRESETtO PRESEHZS) Cm 5 1/0 CONTROL DATA COORD RESET7 (FROM RASTER LINE CTR 32) PATENTED JUL 2 2 I975 ADDRESS CHAR SHEET INSERT STORE AND EM e. 1 Li... 4MSB (FORCE 's (b7-bIO) QRESET ENAB (L62 MHz CLK IB ROM DEC.

CUR CUR ENABLE PAR/SE OUTPUT REG CLKS (FROM OSC 26) FROM LIGHT I PEN 7 /CLK INH

LOG

HOLDING OSC ((1.34 MHz) BUFFER CURRENT ATTR BUFFER I l 2O LOAD STROBE (DWI (INV CUR, INV, INT) UL, INvf INV CUR MUX (UL, ULCU LPD, 80)

LOGIC (e.g.,EXC-OR) RECIRC STROBE (TO LOAD/UNLOAD GATES WRAP- AROUND BUFFER TTRIBUTE 0w STORAGE ENABLE; *zENABLE LOG 9 DEC DOT CTR- LOAD STROBE 7 ENAB RECIRC TIME VERT. SYNC' VERT. BLANK DEC AND J LOG (249-269 DEC BI LOG HORIZ. BLANKq CHAR SPACE CTRGIOO) 6) ADDWP 92) I RASTER N LINE CTRGIO) CHAR ROW CTR ('1 27) PRESETI0I-I PREsEHOII PRESET (25H 1/0 CONTROL DATA) NOT BUSY TO LINE RCVR/ XMITTER42 3 I/O LOGIC ,r X COORD BADGE READER LOG KEYBOARD ,NOT BUSY LOG \ NOT BUSY LOG

PATENTEDJUL 22 I915 SHEET 3 VERTICAL RETRACE"' FRAME INTEjRVAL INTEIZVAL INTEIgVAL |NTE2R7VAL OF TV}?- 'OOGOQO'lfll-Di DATA w A A M Y J l CODED f) CODED CODED CODED CODED FRAME CONTROL ASYNC LINE LINE SYNC DATA FOR CHAR SYNC SYNC CHAR I/O DEVICES FROM CHAR CHAR F/G 3(a) E Q ggg AND FILL SYNC CHAR 8O CHAR. SPACES. 7x IO 25 ROW 1 (10 u 20 SCAN LINES ROW 25 (1O LINE HORIZ. RETRACE= 2O CHAR. SPACE TIMES VERT. RETRACE=2O RASTER SCAN LINE TIMES UNDER LINED CURSOR IMAGE INVERTED IIIIIOIFIIYIII CURSOR IMAGE |O DOTS ::Illl

i .i- DO TS LP F/G. 5(0) F/G}. 5(b/ F/G 5/6) F76 5/4) 1O LINES PATENTEDJUL22 ms SHEET 5 BITS FROM gggPuT '02 III; I09 (H4 CONT INV T NoRM TO VID BIT blO OR ON MIX 68 2%? ETSII I UNIT- IIO H6 I03 B IO? NORM OFF 0 r CLKS 6 (FROM 05 26) H5 CONT II8 b8 CHAR. ROW,

DISPLAYED DATA CHARS .CUR ATTR BITS bl-b6 IN WRAP- AROUND BUF I30 w r NEW CUR ATTR BITS b1-b6 INTO HOLD BUF 94 WRAP-AROUND DATA CHARS NEW DATA CHARS Fla 7 NEW CUR ATTR BITS bl-b6 IN CUR.ATTR

BUF 96 AT HOR. SYNC OF LINE 1o XFR CUR ATTR. BITS bl-b6 FROM cuR. ATTR. BUF 96 TO WRAP- AROUND BUF I30 AT HOR. SYNC TIMES EXAMINE WRAP-AROUND BUF I30 DISPLAY APPARATUS WITH SELECTIVE CHARACTER WIDTH MULTIPLICATION CROSS-REFERENCE TO RELATED APPLICATIONS This application is related to US. Serial Nos. 502,895, 502,978, and 502,987, all filed concurrently by applicant.

BACKGROUND OF THE INVENTION The present invention relates to a data transmission and display system. More particularly. the present invention relates to a data transmission and display system in which data is transmitted synchronously in a first direction by an output data source to a display device and associated input/output devices, and data originating from an input/output device is transmitted asynchronously in the reverse direction to the input data source, the bi-directional transmission taking place over a common data transmission line. The invention also relates to apparatus for achieving the display by the display device of images of data characters having one or more display attributes or characteristics.

Various data transmission and display systems have been constructed and proposed heretofore in which display data originating from an input data source (e.g., a data processor) is transmitted over a suitable data transmission line, such as a coaxial cable transmission line, to be displayed by a remote display device such as a video display monitor. While such systems operate in a generally satisfactory manner, the coaxial cable transmission lines used therein are ordinarily not employed to carry other types of data, specifically, control data to be used to address and control one or more input- /output devices (e.g., a keyboard or a light pen) associated with the display device or to carry data originating from one of the input/output devices back to the input data source to be processed thereby. Rather, in systems of the above type, other kinds of transmission lines such as twisted pairs are used to accomplish the abovementioned additional functions. These other kinds of transmission lines generally add to the costs of the system and, in addition, require additional circuitry which also adds to the costs of the system. Further, the transmission of data in systems of the above type is often synchronous in both directions and therefore requires the extensive use of synchronization data and related circuitry to achieve the synchronous formatting of the data.

Data transmission and display systems of the above type also generally are limited as to their display capabilities, In many of these systems characters may be displayed by a display device so as to be intensified, inverted (black on white instead of white on black), underlined, to be light pen detectable, or to have a width greater than a predetermined normal width. However, these systems generally lack the capability or versatility of displaying characters to have simultaneously several of the abovementioned display attributes, and possibly others, and, also, in the particular case of displaying characters of different widths, to display characters of one width and characters of a different width in the same character row of the display device. In addition, these systems generally lack circuitry capable of using attribute data to cause images of data characters to be displayed in one row of a display device with particular display attributes specified thereby and, using the same attribute data, to cause images of data characters to wrap-around to a new display row of the display device to be displayed therein with the same display attributes.

SUMMARY OF THE INVENTION The present invention is directed to a display apparatus for displaying images of data characters having first and second widths. The display apparatus of the invention is particularly useful in applications in which it is desired to display images of characters of different widths in a single row of a display device.

The display apparatus of the invention includes a display means for use in displaying images of data characters. The display apparatus also includes a data source means for producing a set of data for a predetermined number of times, this set of data including a plurality of characters. The characters in the set of data include data characters the images of which are to be displayed by the display means and attribute characters interspersed with the data characters. Each of the attribute characters includes width data specifying that the images of data characters following the attribute character are to be displayed with a first width or a second, greater width. In addition, each of the data characters specified by the width data of an attribute character to have a display image of the second width is followed in the set of data by n additional successive data characters, n being an integer.

A display signal generator means having an input for receiving each data character in the set of data for the predetermined number of times operates in response to receiving each data character at its input for the predetermined number of times to produce a set of display data signals corresponding to the data character, each display data signal comprising a series of bits. A first circuit means is provided for receiving and storing therein display data signals of sets of display data sig nals produced by the display signal generator means and corresponding to data characters. A second circuit means coupled to the first circuit means operates to produce clock signals for clocking the bits of display data signals stored in the first circuit means out of the first circuit means at a predetermined first rate.

A third circuit means coupled to the data source means operates to receive and store therein for the predetermined number of times the width data of each attribute character produced by the data source means. A fourth circuit means coupled to the third circuit means and to the first circuit means operates when the width data of an attribute character stored in the third circuit means for the predetermined number of times specifies that the images of data characters following the attribute character are to be displayed with the first width to enable the first circuit means to be clocked at the predetermined first rate whereby the bits of the sets of display data signals corresponding to these data characters are clocked out of the first circuit means at the predetermined first rate. The fourth circuit means also operates when the width data of an attribute character stored in the third circuit means for the predetermined number of times specifies that the images of data characters following the attribute character are to be displayed with the second width to cause the first circuit means to be clocked at a second rate of l/(n+1) times the predetermined first rate. As a result, the bits of the sets of display data signals corresponding to the 3 first, [(n+l )+l]th, [2(n+l)+l]th, [3(n+l)+l 1th, etc., data characters following the attribute character are clocked out of the first circuit means at the second rate and the bits of the sets of display data signals corresponding to the intervening data characters, equal in number to n, are prevented from being entered into and clocked out of the first circuit means. I

The aforementioned display means is coupled to the first circuit means and operates to receive the bits of the sets of display data signals clocked out of the first circuit means at the first rate or second rate. The display means operates in response to receiving the bits of each set of display data signals clocked out of the first circuit means at the first rate to provide an image, having a first width, of the corresponding data character, and in response to receiving the bits of each set of display data signals clocked out of the first circuit means at the second rate to provide an image, having a second width, of the corresponding data character.

BRIEF DESCRIPTION OF THE DRAWING Various objects, features and advantages of a data transmission and display system in accordance with the present invention will be apparent from the following detailed discussion taken in conjunction with the accompanying drawing in which:

FIGS. 1a and 1b, when arranged as shown in FIG. 2, illustrate in schematic block diagram form a data transmission and display system in accordance with the invention;

FIGS. 3a-3k illustrate the nature and formatting of serial data employed in the data transmission and display system of the invention;

FIG. 4 illustrates the general manner in which data characters are displayed on a video display monitor employed in the data transmission and display system of the invention;

FIGS. 5a-5g illustrate cursor images and typical images of data characters as caused to be displayed on the video display monitor and having predetermined display attributes;

FIG. 6 illustrates in schematic block diagram form a logic unit employed in the data transmission and display system of the invention for achieving particular display attributes for data characters; and

FIG. 7 illustrates a typical example of the manner in which attribute data specifying particular display attributes for data characters is processed in storage buffers employed in the data transmission and display system of the invention.

DETAILED DESCRIPTION OF THE INVENTION General Description Referring now to FIGS. 1a and 1b, there is shown a data transmission and display system 1 in accordance with the present invention. The data transmission and display system 1 includes a processor 2 which is arranged to supply serial coded control and display data to a data storage and processing unit 3 to be stored therein and processed into a form for the subsequent control of one or more of a plurality of input/output devices employed in the system and also for the display of selected portions of the serial data on a CRT video display monitor 5 [F IG. 1b]. The input/output devices used in the system which may be controlled by data from the processor 2 are shown in FIG. lb and include,

by way of example, a keyboard 6, a light pen 7, a badge reader 8, and a copy printer 9.

To process the serial data produced by the processor 2, the serial data is initially applied to the data storage and processing unit 3 and stored in a storage unit provided therein (e.g.,' a random access memory). Selected portions of this data are then read out from the aforementioned storage unit and, at periodic fixed intervals. coded frame and line synchronization characters are inserted into the serial data to achieve a synchronous data format. This data format is necessary to achieve proper synchronization and timing between the serial data and the rest of the system. .1" he synchronous serial data is then applied to a coaxial cable transmission line 12 and transmitted to other parts of the system to be further processed thereby for ultimate control of the input/output devices 6-9 and the CRT video display monitor 5.

As will be described in detail hereinafter, other data, of an asynchronous nature and capable of being produced by one or more of the input/output devices 6-9, may also pass through the coaxial cable transmission line 12, in the opposite direction, and be applied to the data storage and processing unit 3. This data is then applied back to the processor 2 for processing thereby in any suitable or desired manner. It is apparent, therefore, that transmission of data over the coaxial cable transmission line 12 can take place in two directions, in a first direction between the data storage and processing unit 3 and the input/output devices 6-9 and the CRT video display monitor 5 and in a second direction between the input/output devices 6-9 and the data storage and processing unit 3. A typical length for the coaxial cable transmission line 12 is 2000 feet.

The abovementioned data storage and processing unit 3 may be implemented by apparatus known to those skilled in the art. However, a particularly suitable and preferred implementation of the data storage and processing unit 3 is described in detail and claimed in a co-pending patent application of Joseph L. ONeill, Ser. No. 502,984, filed concurrently herewith, and entitled Data Storage and Processing Apparatus. For specific details relating to the data storage and processing unit 3 reference may be made to the aforementioned application of ONeill.

Referring now to FIGS. 3a-3k, there is shown in detail the nature of the serial data transmitted bidirectionally over the coaxial cable transmission line 12. For purposes of explaining the present invention, this data may be considered to be composed of a plurality of successive contiguous and continuous frames each of which is composed of a plurality of intervals, or segments, of like duration. It will be assumed in the present discussion that the frames are produced at a rate of per second, that is, at the refresh or frame rate of the CRT video display monitor 5, and that each frame comprises 27 intervals of equal duration.

As indicated schematically in FIG. 3a, the first interval of a frame of data includes a coded frame synchronization character at the beginning thereof and each of the other intervals (2-27) includes a coded line synchronization character at the beginning thereof. Coded frame synchronization characters are used in accordance with the invention to separate the plurality of frames from each other and the coded line synchronization characters are used to separate the intervals of the several frames from each other; As will be described in detail hereinafter, the coded frame and line synchronization characters for the various frames are frame and line synchronization characters may be implemented by combinations of serial bits which are distinguishable from each other and from the bits of all other coded characters used in the system. By way of example, the coded frame synchronization characters may have the combination of serial bits 00101 l l l l 1 1 1010, and coded line synchronization characters may have the combination of serial bits 1101 l l l l l l l 1010, as indicated in FIGS. 3b and 30, respectively.

As further indicated in FIG. 3a, the first interval of a frame also includes coded control data for the input- /output devices 69. This control data is transmitted by the data storage and processing unit 3 over the coaxial cable transmission line 12 in the forward direction and is used to cause one or more of the input/output devices 6-9 to perform one or more operations. The coded control data includes one or more coded I/O address characters, each corresponding to and identifying a different one of the input/output devices 6-9, one or more coded I/O control characters, each identifying a particular operation to be performed by an input/out put device, and a coded end-of-I/O transmission character. The general arrangement of this data is shown in FIG. 3d. Typically, each coded I/O address character identifying a particular one of the input/output devices 6-9 is followed by one or more coded I/O control characters specifying the operation(s) to be performed by that input/output device. The coded endof-I/O transmission character indicates the end of transmission of all coded I/O address characters and [/0 control characters to be used for controlling the input/output devices 6-9.

The coded I/O address characters and I/O control characters may be implemented by combinations of 8 serial bits, as shown, for example, in FIGS. 3e and 3f, which are distinguishable from each other and from the bits of all other coded data characters used in the system. It will be noted, for example, from FIGS. 3e and 3f, that a coded l/O address character and a coded I/O control character are distinguishable from each other by the fact that opposite binary values are assigned to the eighth bits (bits b8) thereof. The bits bl-b7 of a coded l/O address character may be selected to have a unique combination of -l and 0 bits to specify the address of a particular input/output device or alternatively, one of the bits bl-b7 may be selected to have a first value (e.g., a binary 1 value) to specify a particular address while the remaining bits have a second value (e.g., a binary 0 value). Similarly, in the case ofa coded [/0 control character, the bits blb7 may be selected to have a unique combination of 1 and 0 bits to specify an operation to be performed by an input/output device or, alternatively, one of the bits bl-b7 may be selected to have a first binary value to specify the operation to be performed while the remaining bits have a second binary value.

The coded end-of-I/O transmission character is a special character and may also be implemented by a combination of 8 serial bits, for example, 00001101, as shown in FIG. 3g, which is distinguishable from all other coded data characters used in the system.

During the second interval of each frame, a coded asynchronous character originating from one of the input/output devices 6-9 may be transmitted back to the data storage and processing unit 3. In accordance with the present invention, only one coded character may be transmitted back to the data storage and processing unit 3 by one of the input/output devices 6-9 during any given frame. This coded character may be implemented by a combination of 10 serial hits including, as shown in FIG. 311, a first bit (bit bl representing a start bit (binary 1), 8 bits (bits b2b8) representing a coded l/O character, and a final bit (bit b10) representing a stop bit (binary 0). Data is transmitted from the input- /output devices 6-9 back to the data storage and processing unit 3 on a priority basis. In accordance with the present invention, and as will be described in greater detail hereinafter, the badge reader 8 is assigned the highest priority, followed by the light pen 7, the keyboard 6, and the copy printer 9. In some cases, specifically, in the case of the light pen 7 or the badge reader 8, a multi-character sequence may be required to be transmitted back to the data storage and processing unit 3. In this case, several data frames are used to accomplish the transmission by the input/output device of the several characters of the multi-character se quence, one character being transmitted by the input- /output device back to the data storage and processing unit 3 during each of the several frames.

During the intervals 3-27 of each frame, coded display data, related control data and fill data is transmitted by the data storage and processing unit 3 over the coaxial cable transmission line 12 in the forward direction to be processed to present the display data in corresponding display areas, or character rows, of the CRT video display monitor 5. The coded display data in the intervals 3-27 of a frame includes, as shown in FIG. 3i, coded data characters as desired to be displayed on the CRT video display monitor 5 and the related control data includes coded attribute characters interspersed with the coded data characters and specifying particular display attributes which the coded data characters are to have when displayed on the CRT video display monitor 5. The remaining coded data includes coded fill characters which are used simply to fill out an interval with data, rather than leaving a portion of the interval without any data, that is, blank. The coded fill characters are later discarded, as will be apparent hereinafter. A typical combined number of coded data characters and coded attribute characters is 80, and a typical number of coded fill characters is six. Thus, each of the intervals 3-27 of a frame includes 86 coded characters (plus a coded synchronization character).

The aforementioned coded attribute characters are arranged with respect to the coded data characters in the intervals of a frame such that all coded data characters following a given coded attribute character, up to another coded attribute character in the same or a succeeding interval, are caused to be displayed on the CRT video display monitor 5 with the particular display attributes specified by the first coded attribute character. A given interval of a frame may have one, several, or no coded attribute characters. In accordance with the present invention, coded data characters may be caused to be displayed on the CRT video display monitor 5 so as to have one or more of several possible display attributes specified by the coded attribute characters accompanying the coded data characters. For example, coded data characters may be caused to be displayed on the CRT video display monitor so as to be of double the normal width, inverted (black on white instead of the normal white on black). intensified, underlined, struck out (i.e., lined out), or to be amenable to detection by the light pen 7. Coded data characters may be caused to be displayed on the CRT video display monitor 5 so as to all have the same display attribute (e.g., all characters are of double width), or a mix ture of display attributes (e.g., some characters are of double width and others are of normal width). In addition, a given coded character may be caused to be displayed on the CRT video display monitor 5 so as to have several display attributes at one time (e.g., a displayed character is of double width, intensified and underlined).

A coded attribute character may be implemented by a combination of serial bits, as indicated in FIG. 3j. The first 6 bits (bits bl-b6) of the coded attribute character specify the manner in which one or more succeeding coded data characters are to be displayed on the CRT video display monitor 5. Specifically, the first bit (bit bl specifies a strike out (SO) display attribute; the second bit (bit b2) specifies a light pen detect (LPD) display attribute; the third bit (bit b3) specifies an invert (INV) display attribute; the fourth bit (bit b4) specifies an underline (UL) display attribute; the fifth bit (bit b5) specifies an intensify (INT) display attribute; and the sixth bit (bit b6) specifies a double width (DW) display attribute. If it is desired that a given coded data character be displayed on the CRT video display monitor 5 so as to have one or more of the foregoing display attributes, the corresponding one or more of the attribute bits bl-b6 are made to have binary values of l. The bit b7 of the coded attribute character is a control bit and is made to have a binary value of l. The bit b8 is also made to have a binary value of 1 to distinguish the coded attribute character from a coded data character which, as shown in FIG. 3k, has an eighth bit (bit b8) with a binary value of O. The bits b9 and blO of the coded attribute character are cursor bits. When the bit b9 has a binary value of I, this indicates that a cursor is to be placed on the CRT video display monitor 5 in a character space corresponding to the coded attribute character. When the bit b9 has a binary value of 0, this indicates that no cursor is to be placed on the CRT video display monitor 5 in the corresponding character space. When the bit b9 of the coded attribute character has a binary value of l, the associated cursor bit blO specifies the type of cursor to be placed on the CRT video display monitor 5. Specifically, when the bit b9 has a binary value of l and the bit blO has a binary value of I, an underline cursor is caused to to be displayed on the CRT video display monitor 5 in the character space corresponding to the coded attribute character; when the bit b9 has a binary value of l and the bit blO has a binary value of 0, an inverted cursor [specifically, a special display character, see FIG. 5a] is caused to be displayed on the CRT video display monitor 5 in the character space corresponding to the coded attribute character. When the bit b9 has a binary value of 0, indicating that no cursor is to be placed on the CRT video display monitor 5, the bit blO is made to have a binary value of l.

A coded data character may also be implemented by 10 serial bits, as indicated in FIG. 3k. The first 7 bits (bits bl-b7) represent a conventional 7-bit ASCII code identifying the data character to be displayed on the CRT video display monitor 5. The eighth bit (bit b8) is made to have a binary value of O, to distinguish the coded data character from a coded attribute character, as mentioned previously in connection with FIG. 3j. The last 2 bits (bits b9 and M0) are cursor bits having the same possible values as the cursor bits b9 and blO of a coded attribute character. When the bits b9 and blO have binary values specifying underlined or inverted cursor information, an underlined or inverted cursor image is caused to be displayed on the CRT video display monitor 5 in a character space corresponding to the coded data character.

FIG. 4 illustrates the manner in which coded data characters in the intervals 3-27 of each frame are caused to be displayed on the CRT video display monitor 5. As shown in FIG. 4, the CRT video display monitor 5 includes a viewing area, or display surface, 20 which is subdivided into 25 character rows or character display lines, each comprising ten raster scan lines. Each of the character rows corresponds to a different one of the intervals 3-27 of each frame and is adapted to display coded data characters contained in that interval. Specifically, coded data characters in the interval 3 of each frame are caused to be displayed in the first (top) character row of the display surface 20 of the CRT video display monitor 5, coded data characters in the interval 4 of each frame are caused to be displayed in the second row of the display surface 20, etc. Each character row of the display surface 20 includes character spaces for the display of data characters, each character space having dimensions of seven dots wide by 10 raster scan lines high. When characters of normal width are to be displayed in these character spaces, these characters have dimensions of five dots wide by seven dots (or lines) high and are approximately centered in the character spaces, thereby providing spaces between individual displayed characters and between rows of displayed characters. When characters of double width are to be displayed in a character row of the display surface 20, these characters utilize two normal character spaces and have dimensions of 10 dots wide by seven dots (or lines) high. The 80 character spaces of a character row can therefore accommodate up to a maximum of 80 data characters of normal width, a maximum of 40 data characters of double width, or between 41-80 data characters of mixed widths. In those cases where a displayed character (whether of normal width or of double width) is to be underlined, the underlining occurs during the last (tenth) raster scan line of the character space associated therewith and for the entire width, or duration, of the character space (that is, for either seven dots for data characters of normal width or 14 dots for characters of double width).

Since the frame rate of the CRT video display monitor 5 is the same as the frame rate of the transmission line data from the data storage and processing unit 3 (60 hertz) and the number of character rows in the display area 20 of the CRT video display monitor 5 is equal to the number of display data intervals in a frame (25 the time required to display a row of data characters on the CRT video display monitor 5 is the same as that required to receive one interval of display data (and associated data) from the data storage and processing unit 3 over the coaxial cable transmission line 12. Similarly, the time required to display one frame of data, that is, 25 character rows, on the video CRT display monitor is equal to the time required to receive 25 display data intervals from the data storage and processing unit 3 over the coaxial cable transmission line 12.

Immediately following each character row, a period equal to character spaces is devoted to horizontal retrace. In addition, immediately following the last character row of the CRT video display monitor 5, a period equal to 20 raster scan lines (corresponding to raster scan lines 250-269, or two character rows) is devoted to vertical retrace. During the first half of this vertical retrace period (corresponding to raster scan lines 250-259), and as previously mentioned, and also indicated in FIG. 3a, a coded asynchronous character [FIG. 311] may be transmitted back to the data storage and processing unit 3 by one of the input/output devices 6-9, this coded character occurring during interval 2 of a frame. During the second half of this vertical retrace period (corresponding to raster scan lines 260-269), and as also indicated in FIG. 3a, display data is produced in the next following interval (interval 3) of the frame to be then processed in the system for ultimate display in the first (top) character row of the CRT video display monitor 5.

Video timing for the CRT video display monitor 5 is achieved by means of a counter arrangement shown generally at in FIG. lb. Moreover, and as will be described in detail hereinafter, this video timing is locked" or "slaved" to the synchronous data transmitted over the coaxial cable 12 in the forward direction to insure that the data is processed properly and in a timely fashion for use by the input/output devices 6-9 and by the CRT video display monitor 5. The aforementioned counter arrangement 25 includes an oscillator 26, and a series of binary counters including a dot counter 28, a character space counter 30, a raster scan line counter 32, and a character row counter 34. The oscillator 26 operates to produce a train of clock pulses having a frequency equal to the dot rate of the CRT video display monitor 5. As indicated previously, the CRT video display monitor 5, as arranged for use in the present invention, has a frame rate of 60 hertz, 270 raster lines per frame (including 20 for vertical retrace), 100 character space times per raster line (including 20 character space times for horizontal retrace) and seven horizontal dot times per character space time. Thus, the oscillator 26 produces clock pulses at a frequency of 11.34 Megahertz [60 270XlO0X7].

The clock pulses produced by the oscillator 26 are applied to the dot counter 28. The dot counter 28 is a divide-by-7 counter and operates to count the clock pulses produced by the oscillator 26 in repetitive sequences of 0-6 with each count of 6 representing the duration (seven dots) of a raster scan line through a character space. The dot counter 28 therefore marks off character spaces of the CRT video display monitor 5 in the horizontal dimension. Each time that the dot counter 28 reaches a count of 6, it clocks the character space counter 30 once. The character space counter 30 is a divide-by-IOO counter and operates to count in repetitive sequences of 0-99 with each count of 99 representing the duration of a character row and accompanying horizontal retrace period of the CRT video display monitor 5. The character space counter 30 therefore marks off individual character rows and horizontal retrace times of the CRT video display monitor 5.

Each time that the character space counter 30 reaches a count of 97, which count represents the approximate end of horizontal retrace following a character row, this count is detected by a decoding and logic unit 36 which thereupon enables the raster scan line counter 32. The raster scan line counter 32 is a divideby-lO counter and operates to count in repetitive sequences of 0-9 with each of its counts 0-9 representing a different one of the raster scan lines of a character row of the CRT video display monitor 5. Each time that the raster scan line counter 32 reaches a count of 9, it enables the character row counter 34. The character row counter 34 is a divide-by-27 counter and operates to count in repetitive sequences of 0-26 with each count of 26 representing a frame of the CRT video display monitor 5. The raster scan line counter 32 and the character row counter 34 therefore mark off the sets of 25 character rows and accompanying vertical retrace period of the CRT video display monitor 5.

The actual placement of display data on the CRT video display monitor 5 is under the control of the aforementioned decoding and logic unit 36 and also under the control of additional decoding and

logic units

38, 39 and 40. These decoding and logic units are coupled to the

counters

28, 30, 32 and 34 and operate to decode particular binary counts of the counters from which a series of control signals are produced. These control signals generally include horizontal sync and blank signals, vertical sync and blank signals, and a variety of other control signals, to be described hereinafter, for controlling the timing and operation of various parts of the system.

Processing of a Frame of Data-Bi-directional Transmission The processing of a frame of data in the data transmission and display system 1 of the invention will now be described in detail. As described previously, a frame of data comprises 27 equal intervals, the first interval of which is used to transmit data to one or more of the input/output devices 6-9, the second interval of which is used to receive data from one of the input/output devices 6-9, and the remaining intervals of which are used to transmit display data, attribute data and other data to be processed for use by the CRT video display monitor 5. During the first interval of the frame, a coded frame synchronization character, as shown in FIG. 3b, is transmitted over the coaxial cable transmission line 12 in the forward direction together with 1/0 control data, as shown in FIGS. 3e-3g, to be used by one or more of the input/output devices 6-9. As men tioned previously, and as indicated in FIG. 3d, the I/O control data includes one or more coded I/O address characters identifying the input/output devices 6-9, one or more coded [/0 control characters specifying the operation(s) to be performed by the input/output devices 6-9, and a coded end-of-I/O transmission character indicating the end of transmission of data to be used by the input/output devices 6-9. The aforementioned coded frame synchronization character and [/0 control data of the first interval of the frame is applied via the coaxial cable transmission line 12 to a line receiver/transmitter 42 [FIG. la]. The line receiver/transmitter 42 is capable of operating in either a transmit mode or a receive mode. The particular mode of operation of the line receiver/transmitter 42 is determined by a line reversing logic unit 44 coupled thereto. Initially, the line reversing logic unit 44 operates to cause the 'line receiver/transmitter 42 to be placed in a receive mode, as a result of power being applied thereto during initial start-up operations. The receive mode of the line receiver/transmitter '42 indicates that data may be received thereby from the data storage and processing unit 3 for subsequent processing in the system. The coded frame synchronization character and control data are therefore permitted to pass through the line receiver/transmitter 42 and to be applied to a pulse sampling and synchronization circuit 45.

The pulse sampling and synchronization circuit 45 operates to sample the coded frame synchronization character and the. I/O control data received thereby, using clock pulses from the oscillator 26 [FIG 1b] to develop sampling signals for center sampling the bits comprising the data. As the bits of the data are sampled, they are loaded in succession into a serial/parallel input register 46, typically comprising fifteen stages. Should the data received by the pulse sampling and synchronization of circuit 45 be out of phase with respect to the sampling signals produced by the pulse sampling and synchronization circuit 45, the pulse sampling and synchronization circuit 45 makes the necessary adjustments to insure that the sampling signals produced thereby are properly timed with respect to the data to properly center sample the bits of the data. The pulse sampling and synchronization circuit 45, as briefly described hereinabove, may be implemented by circuitry known to those skilled in the art. However, a particularly suitable implementation of the pulse sampling and synchronization circuit 45 is described in US. Pat. No. 3,820,030, to Robert C. Williams, issued June 25, 1974, entitled Pulse Sampling and Synchronization Circuit, and assigned to the same assignee as the present application. For particular or specific details of the pulse sampling and synchronization circuit 45, reference may be made to the above-mentioned patent to Williams.

The serial/parallel input register 46 operates, using sampling signals produced by the pulse sampling and synchronization circuit 45, to convert the coded frame synchronization character and the I/O control data received thereby from their serial bit format to a parallel bit format and to apply the converted data to an output 47 thereof. As the coded frame synchronization character appears at the output 47 of the serial/parallel input register 46, it is detected by means of a frame synchronization detector 49. The frame synchronization detector 49 is clocked to look for the coded frame synchronization character by means of the aforedescribed sampling signals produced by the pulse sampling and synchronization circuit 45. Upon detecting the coded frame synchronization character, the detector 49 operates to produce and apply an output signal indicative of this detection to the line reversing logic unit 44 and also to a logic unit 50. For reasons to be apparent hereinafter, the line reversing logic unit 44 operates to retain the output signal produced by the frame synchronization detector 49 (e.g., by means of a flip-flop) and the logic unit 50 similarly operates to retain the output signal produced by the detector 49 (e.g., by means of a flip-flop).

As the coded [/0 address characters and I/O control characters included in the I/O control data appear at the output- 47 of the serial/parallel input register 46, they are applied directly over a line 51 to an I/O logic unit 52 [F IG. 1b]. The I/O logic unit 52 operates to couple each coded l/O address character identifying a particular one of the input/output devices 6-9, for example, through driver circuitry, to a plurality of

logic units

53, 55, 57 and 59 connected to the input/

output devices

6, 7, 8 and 9, respectively. Each of the

logic units

53, 55,57 and 59 operates to detect the coded address character corresponding to its associated input- /output device, for example, by means of decoding circuitry, and if the associated input/output device is not busy, as evidenced by a not busy" signal produced thereby, to receive the coded I/O control character( 5) specifyingthe manner in which the input/output device is to be controlled. The logic unit coupled to the particular input/output device then causes the input/output device to be controlled in the manner specified by the coded [/0 control character(s). It is to be noted that, by virtue of the serial transmission of the coded l/o control data, once a particular input/output device is selected by a coded I/O address character to be controlled in a particular manner, only its associated logic unit receives coded l/o control characters. Another input/output device is selected to be controlled when the next coded I/O address character in the seriallytransmitted data is received and decoded by the logic unit associated with the input/output device.

In accordance with the present invention, the keyboard 6 may be controlled to illuminate an indicator lamp 61 associated therewith to indicate that the keyboard 6 is in a ready state and that a key may then be depressed by an operator, and also to click or beep a loudspeaker 62 to indicate to the operator that the previous depression of a key of the keyboard 6 has been registered by the processor 2 (by using a previous second interval of a frame). In the case of the light pen 7, it may be controlled to operate in a character detect state whereby it is able, once removed from an associated holder (not shown), to detect a character displayed on the CRT video display monitor 5 and having a light pen detect (LPD) display attribute. In the case of the badge reader 8, it may be controlled to receive a coded badge to be read thereby, for example, to identify a user of the system. In the case of the copy printer 9, it may be controlled to operate in a print state whereby it is able to provide a hard copy printout of data displayed on the CRT video display monitor 5. In addition, the copy printer 9 may be instructed to begin its hard copy printout at a particular character row of the CRT video display monitor 5 and to terminate the printout at another character row.

Continuing with the present discussion, as the coded end-of-I/O transmission characterv appears at the output 47 of the serial/parallel input register 46, it is detected by an end-of-I/O transmission detector 64. The end-of-I/O transmission detector 64 then produces and applies an output signal to the line reversing logic unit 44. This output signal, together with the output signal earlier produced by the frame sync detector 49 and applied to the line reversing logic unit 44, indicates to the line reversing logic unit 44 that the transmission of I/O control data during the interval is complete and that during the next interval, upon detection of the coded line synchronization character, the line receiver/transmitter 42 must be changed from its receive mode to its transmit mode. Until such time, the line reversing logic 13 unit 44 maintains the line receiver/transmitter 42 in its previously established receive mode.

At the beginning of the next interval (interval 2) of the frame under discussion, a coded line synchroniza-- tion character is produced by the data storage and processing unit 3 and transmitted over the coaxial cable transmission line 12 to the line receiver/transmitter 42. The coded line synchronization character passes through the line receiver/transmitter 42, which is still in the receive mode, as mentioned hereinabove, and is applied to the pulse sampling and synchronization circuit 45. The coded line synchronization character is sampled by the pulse sampling and synchronization cir cuit 45, in the same manner as earlier described, and then converted from a serial bit format to a parallel bit format in the serial/parallel input register 46. As the coded line synchronization character appears at the output 47 of the serial/parallel input register 46, it is detected by a line synchronization detector 66. The line synchronization detector 66, like the frame synchronization detector 49, is clocked to look for the coded line synchronization character by means of the sampling signals produced by the pulse sampling and synchronization circuit 45. Upon detecting the coded line synchronization character, the line synchronization detector 66 produces an output signal which is applied to the aforesaid logic unit 50 and to the line reversing logic unit 44, this signal being retained by both the logic unit 50 and the line reversing logic unit 44 (e.g., by means of flip-flop circuitry provided therein).

The logic unit 50, which earlier received and retained an output signal from the frame synchronization detector 49 indicating the detection of the coded frame synchronization character of the first interval of the frame, operates following the retention therein of the output signal received thereby from the line synchronization detector 66 to produce an output signal which is then applied to the character space counter 30, the raster scan line counter 32 and the character row counter 34. The output signal produced by the logic unit 50 is a presetting signal and presets the

counters

30, 32 and 34 to particular counts for establishing the necessary video timing of the system for permitting the transmission of a coded data character originating from one of the input/output devices 6-9 back to the data storage and processing unit 3, specifically, in the interval starting at the beginning of the vertical retrace period (corresponding to raster scan line 250) and ending at the midpoint of the vertical retrace period (corresponding to raster scan line 259). Specifically, the character space counter 30 and the raster scan line counter 32 are both preset to a count of and the character row counter 34 is preset to a count of 25. The presetting of the raster scan line counter 32 and the character row counters 34 to counts and 25, respectively, sets the vertical video timing to raster scan line 250 of the CRT video display monitor 5, that is, at a time corresponding to the beginning of the vertical retrace period of the CRT video display monitor 5, and the presetting of the character space counter 30 to a count of 0 sets the horizontal video time corresponding to the first character space time starting with raster scane line 250.

The CRT video display monitor is actually placed in vertical retrace just prior to the presetting of the

counters

30, 32 and 34. Specifically, just prior to the presetting of the

counters

30, 32 and 34 to establish video timing at raster scane line 250, and when the ras- LII ter scan line counter 32 and the character row counter 34 jointly attain a count of 249 corresponding to raster scan line 249 of the CRT video display monitor 5, this count of 249 is detected by the decoding and logic unit 40. As a result of the detection of this count, a vertical blank signal pulse is initiated by the decoding and logic unit 40 and applied to a video mixer 68. This vertical blank signal pulse prevents the video mixer 68 from passing signals therethrough to the CRT video display monitor 5. The vertical blank signal pulse continues until the count provided jointly by raster scan line counter 32 and the character row counter 34 reaches 269 at which time the vertical blank signal pulse terminates. During the time that the above'described vertical blank signal pulse is produced by the decoding and logic unit 40, a vertical sync signal is also produced by the decoding and logic unit 40 and applied to the video mixer 68. The combination of the vertical sync signal and the vertical blank signal pulse serves to cause the CRT video display monitor 5 to be placed in vertical retrace for a period equal to 20 (269 minus 249) raster scan lines.

The transmission of a coded data character originating from one of the input/output devices 6-9 back to the data storage and processing unit 3 during the second interval of the frame occurs in the following manner. As the character row counter 34 is preset to a count of 25, as discussed hereinabove, this count is detected by the decoding and logic unit 40 and a control signal is produced thereby and applied to the line reversing logic unit 44 and also to the I/O logic unit 52. The line reversing logic unit 44 operates in response to this control signal, together with the output signal earlier produced by the line synchronization detector 66 and retained in the line reversing logic unit 44 (as a result of detecting the line synchronization character during the second interval of the frame), to produce a control signal. This control signal is applied to the line receiver/transmitter 42 and causes it to change from its receive mode to its transmit mode. The line receiver/- transmitter 42 is therefore prepared to transmit data originating from one of the input/output devices 6-9 back to the data storage and processing unit 3. At the same time as the line reversing logic unit 44 responds to the control signal produced by the decoding and logic unit 40, the I/O logic unit 52 operates in response to the same control signal to interrogate the input/output devices 69, via their associated

logic units

53, 55, 57 and 59, to determine if data is to be sent back by one of the input/output devices 6-9 to the data storage and processing unit 3. The input/output devices 6-9 are interrogated, for example, by means of scanning circuitry provided in the I/O logic 52, in a fixed priority sequence with the badge reader 8 being interrogated first, followed by the light pen 7, the keyboard 6 and, finally, the copy printer 9. Once a particular input/output device is interrogated and is prepared to transmit a coded data character back to the data storage and processing unit 3, this input/output device is permitted to transmit such coded data character back to the data storage and processing unit 3. Otherwise, the next input/output device in the fixed priority sequence is interrogated to determine if it has a coded data character to be transmitted back to the data storage and processing unit 3.

In accordance with the present invention, the coded data character transmitted back to the data storage and processing unit 3 during the second interval of a frame takes the general form as shown in FIG. 311. In some cases, for example, in the cases of the badge reader 8 and the light pen 7, the data to be transmitted back to the data storage and processing unit 3 comprises a sequence of several coded characters. In these cases, the several coded characters are caused to be transmitted back to the data storage and processing unit 3 during several frames of data with one coded character being transmitted back to the data storage and processing unit 3 during each frame (in the second interval thereof). The data which may be transmitted by the badge reader 8 back to the data storage and processing unit 3 typically comprises 12 coded characters. one coded character identifying the badge reader 8 and the other 11 coded characters identifying the user of the system. Since the character sequence of the badge reader 8 comprises 12 coded characters, 12 frames of data are employed to transmit the 12 coded characters back to the data storage and processing unit 3 with one coded character being transmitted back to the data storage and processing unit 3 during the second interval of each frame.

The data which may be transmitted by the light'pen 7 back to the data storage and processing unit 3, specifically, in response to the detection by the light pen 7 of a light pen detectable character displayed on the display monitor 5, typically comprises three coded characters, one coded character identifying the light pen 7 and the other two coded characters representing the x and y coodinates of the light pen 7 in a character space of the video display monitor 5. Three frames are employed to transmit the three coded characters back to the data storage and processing unit 3. The coded characters representing the x and y coordinates of the light pen may be conveniently derived from the character space counter 30 and the character row counter 34, respectively, inasmuch as the character space counter 30 provides at least 80 binary counts in the x dimension (the number of character spaces in a row) and the character row counter 34 provides at least 25 binary counts in the y dimension (the number of display character rows). The combination ofa count from the character space counter 30 and a count from the character row counter 34 therefore provides the x and y coordinates of a character space of the CRT video display monitor 5.

The data which may be transmitted by the keyboard 6 back to the data storage and processing unit 3 typically comprises a coded character which represents a character entered into the keyboard 6 by an operator. Only a single frame is employed to transmit this coded character back to the data storage and processing unit 3.

The data that may be transmitted by the copy printer 9 back to the data storage and processing unit 3 typically comprises a single coded character which represents the status of a buffer customarily employed in the copy printer 9, that is, the buffer is full or empty. As with the keyboard 6, only a single frame is employed to transmit this coded character back to the data storage and processing unit 3. It will be noted that the above-mentioned coded characters used to identify the badge reader 8 and the light pen 7 and to specify the status of the buffer employed in the copy printer 9 are selected to be unique and not able to be duplicated by operation of the keyboard 6.

Each coded character originating from one of the input/output devices 6-9, as discussed above, is transmitted back to the data storage and processing unit 3 following the time of the coded line synchronization character of the second interval of a frame. If, in response to an interrogation, an input/output device is not prepared to transmit a coded character, the input/output device must wait for an interrogation in another frame. Accordingly, the data initiated by an input/output device is asynchronous in nature as opposed to the data that is transmitted in the forward direction which, due to the presence of coded frame and line synchronization characters at specific recurring fixed intervals; is synchronous in nature. Each coded character produced by one of the input/output devices 6-9 is coupled by its associated

logic unit

53, 55, 57 or 59 to the line receiver/transmitter 42 and passes through the line receiver/transmitter 42 and then through the coaxial cable transmission line 12 to the data storage and processing unit 3. The coded character is then applied by the data storage and processing unit 3 to the processor 2 f0 processing by the processor 2.

After a coded character has been applied to the data storage and processing unit 3, as discussed above. and when the character row counter 34 reaches a count of 26, representing the end of the first half of the vertical retrace period (line 260) of the CRT video display monitor 5, the I/O logic unit 52 is caused to be reset and the line reversing logic unit 44 is caused to change the line receiver/transmitter 42 from its transmit mode back to its receive mode. The above operations are initiated by the decoding and logic unit 40 which detects the count of 26 of the character row counter 34 and thereupon produces and applies a reset signal to the I/O logic unit 52. This reset signal causes the I/O logic unit 52 to be reset whereby the interrogation operation of the I/O logic unit 52 is terminated. After the U0 control logic unit 52 has been reset, it operates to produce and apply a control signal to the line reversing logic unit 44. The line reversing logic unit 44 then operates in response to this signal to produce a control signal to cause the line receiver/transmitter 42 to change from its transmit mode back to its receive mode. The line receiver/transmitter 42 is therefore prepared to receive coded data in the next following interval from the data storage and processing unit 3. 2

Following the second interval of the frame under discussion, the data storage and processing unit 3 operates to produce and transmit 25 intervals (intervals 3-27) of data over the coaxial cable transmission line 12 in the forward direction to the line receiver/transmitter 42. Selected portions of the data in these intervals are to be displayed in corresponding character rows 1-25) of the CRT video display monitor 5. As mentioned previously, each of these intervals of data includes a coded line synchronization character, such as shown in FIG. 30, followed by data comprising coded data characters and display attribute characters and 6 coded fill characters as generally shown in FIG. 3i. The individual intervals 3-27 of data pass in succession through the line receiver/transmitter 42, which is in the receive mode, and are applied in succession to the pulse sampling and synchronization circuit 45. The data in each of these intervals is processed by the pulse sampling and synchronization circuit 45, in the same manner as earlier described, and then converted from a serial bit format to a parallel bit format in the serial/parallel input register 46, As the data in each interval is converted to a parallel bit format at the output 47 of the serial/parallel input register 46, a selected portion thereof, namely, the 80 coded data characters and display attribute characters, are caused to be loaded into one of a pair of recirculating line buffers 70 and 71. The recirculating line buffers 70 and 71, which may be implemented by static shift registers. are arranged to be loaded and unloaded in alternation. That is, as one of the recirculating line buffers 70 and 71 is caused to be loaded with data, the other recirculating line buffer is caused to be unloaded of the data contained therein, and vice versa. The loading and unloading of data from the recirculating line buffers 70 and 71 is controlled by the system video timing, as provided by the aforedescribed counters 28, 30, 32 and 34, in conjunction with a select flip-flop 72 and load/unload gates 73.

The select flip-flop 72 is reset by each vertical sync signal produced by the decoding and logic unit 40, that is, during the vertical retrace period of the CRT video display monitor 5, and is thereafter toggled at the end of the last raster scan line of each set of 10 raster scan lines of the CRT video display monitor 5. The end of the last raster scan line of each set of ten raster scan lines is represented by the raster scan line counter 32 changing from a count of 9 to a count of 0. Each time that the raster scan line counter 32 changes from its count of 9 to its count of 0, this change is detected by the decoding and logic unit 39 and an output signal is produced thereby and applied to the select flip-flop 72. The select flip'flop 72 operates in response to this output signal to switch from a first operating state to a second operating state. When in its first operating state, the select flip-flop 72 selects the recirculating line buffer 70 to be loaded and the recirculating line buffer 71 to be unloaded and, when in its second operating state, it selects the recirculating line buffer 71 to be loaded and the recirculating line buffer 70 to be unloaded. Thus, as the select flip-flop 72 is toggled by successive output signals produced by the decoding and logic unit 39, the recirculating line buffers 70 and 71 are selected to be loaded and unloaded in alternation. The operation of the select flip-flop 72 between its two operating states also serves to control the operation of the load- /unload gates 73, which supply clock signals for loading and unloading the recirculating line buffers 70 and 71, and further to control a 2:1 multiplexer and storage unit 74 used to multiplex and buffer the data unloaded from the recirculating line buffers 70 and 71. More specifically, when the select flip-flop 72 is in its first operating state, it instructs the load/unload gates 73 that the recirculating line buffer 70 is to be loaded and the recirculating line buffer 71 is to be unloaded and it instructs the multiplexer and storage unit 74 to multiplex the data at the output of the recirculating line buffer 71. Similarly, when the select flip-flop 72 is in its second operating state, it instructs the load/unload gates 73 that the recirculating line buffer 71 is to be loaded and the recirculating line buffer 70 is to be unloaded and it instructs the multiplexer and storage unit 74 to multiplex the data at the output of the recirculating line buffer 70.

The manner in which data is loaded into one of the recirculating buffers 70 and 71, for example, the recirculating line buffer 70, will now be described in detail. Initially, that is, as the recirculating line buffer 70 is selected by the select flip-flop 72 to receive and store data therein, the select flip-flop 72 causes a control bit,

specifically, a control bit A, to be inserted into the first stage of the recirculating line buffer 70. As will become apparent shortly, this control bit A is used to count the number of coded characters loaded into the recirculating line buffer 70. After the control bit A has been placed in the recirculating line buffer 70, and when the characters of an interval of data are supplied at the output 47 of the serial/parallel input register 46, the coded line synchronization character in this data is detected by the line synchronization detector 66 and an output signal is produced thereby and applied to a synchronization flip-flop 75. This output signal causes the synchronization flip-flop 75 to be set and to cause a bit counter 76, which is used to count the number of bits in each coded character, to a count of 0. The bit counter 76 thereupon proceeds to count from 0 to 9. the bit counter 76 being advanced from count to count by means of the aforementioned sampling signals produced by the pulse sampling and synchronization circuit 45.

As the bit counter 76 reaches a count of 9, corresponding to the last bit of a coded character, this count of 9 is detected by a decoder 77 and an output signal is produced by the decoder 77 and applied to the loadlunload gates 73. The load/unload gates 73 operate in response to this output signal to supply a clock pulse to the recirculating line buffer 70. This clock pulse may be derived from any suitable source capable of producing clock pulses at the character rate of the

buffers

70 and 71, specifically, 141 Khz. During the time of this clock pulse, the 10 parallel bits of the first coded character (a coded attribute character or a coded data character) following the coded line synchronization character detected by the line synchronization detector 66 are entered into and stored in the first stage of the recirculating line buffer 70 in parallel with the control bit A. Thus, each stage of the recirculating line buffer 70 must have a capacity of at least 11 parallel bits. The coded characters following the first coded character are then caused to be loaded into the recirculating line buffer 70, at successive detections of 9 counts by the decoder 77, and clocked along the successive stages of the recirculating line buffer 70 by means of the clock pulses received by the load/unload gates 73.

As the control bit A in the recirculating line buffer 70 reaches the last stage of the recirculating line buffer 70, thereby indicating that 80 coded characters have been loaded into the recirculating line buffer 70, it is applied to the load/unload gates 73 and causes these gates 73 to terminate the clock pulses to the recirculating line buffer 70. As a result, no additional coded characters are permitted to be received and stored in the recirculating line buffer 70 during the current interval of the frame. The recirculating line buffer 70 is therefore permitted to receive and store only 80 coded characters during an interval and the 6 coded fill characters following the 80 coded characters in the interval are therefore prevented from being loaded into and stored in the recirculating line buffer 70 and, accordingly, are ignored by the system.

After the recirculating line buffer 70 has been loaded with coded/data characters, and as the select flip-flop 72 is caused by the system video timing to switch from its first operating state to its second operating state, in the manner earlier described, the recirculating line buffer 71 is selected to receive and store coded data characters present in the next interval of the frame being processed, and the recirculating line buffer 70 is selected to unload the coded characters stored therein. The manner in which the recirculating line buffer 70 is unloaded will now be described in detail.

At the approximate beginning of the time of each raster scan line, specifically, during counts 1-3 of the dot counter 28, representing dot times 1-3 of the first character space of a row, a recirculation strobe signal is produced by the decoding and logic unit 38, which detects the counts 1-3 of the dot counter 28, and then applied to the load/unload gates 73. The load/unload gates 73 operate in response to the recirculation strobe signal to supply clock pulses to the recirculating line buffer 70 to cause this buffer to unload its contents, coded character by coded character, to the multiplexer and storage unit 74. As data is clocked out of the recirculating line buffer 70, it is also applied to a recirculation path between the output and the input of the recirculating line buffer 70 whereby the data is caused to reenter and propagate along the recirculating line buffer 70. The above unloading of the recirculating line buffer 70 and the recirculation of data therein takes place until the character space counter 30 reaches a count of 78, representing the approximate end of a character row of the CRT video display monitor 5 and the approximate beginning of horizontal retrace of the CRT video display monitor 5. At this time, the unloading of the recirculating line buffer 70 and the recirculation of data therein are caused to be terminated and the CRT video display monitor 5 is caused to operate in horizontal retrace. More particularly, when the character space counter 30 reaches the count of 78, this count is detected by the decoding and logic unit 36 and a horizontal blank signal and a recirculation timing signal having a first voltage level are initiated thereby and applied, respectively, to the video mixer 68 and the load- /unload gates 73. The load/unload gates 73 operate in response to the recirculation timing signal received thereby to inhibit, or discontinue, the application of clock pulses to the recirculating line buffer 70 whereby the unloading of the recirculating line buffer 70 is prevented. The video mixer 68 is disabled by the horizontal blank signal whereby the CRT video display monitor 5 is caused to operate in horizontal retrace. The inhibiting of clock pulses to the recirculating line buffer 70 continues until the character space counter 30 reaches a count of 98, representing the approximate end of horizontal retrace. At this time, the count of 98 is detected by the decoding and logic unit 36 as a result of which the voltage level of the aforementioned recirculation timing signal is changed from its first value to a second value and the horizontal blank signal is terminated. The change of the recirculation timing to its second value enables clock pulses to once again be applied to the recirculating line buffer 70, to cause unloading of the recirculating line buffer 70, and the termination of the horizontal blank signal enables the video mixer 68 to cause the CRT video display monitor 5 to come out of horizontal retace.

In accordance with the present invention, coded data characters loaded into the recirculating line buffer 70 (or into the recirculating line buffer 71) are caused to be circulated therein and also unloaded thereform a total of times, or once for each raster scan line of a character row of the CRT video display monitor 5. Moreover, and as will become apparent hereinafter,

during each raster scan line of a character row of the CRT video display monitor 5, successive slices of successive data characters are caused to be displayed on the CRT video display monitor 5 with the result that after ten raster scan lines a complete row of characters are caused to be displayed on the CRT video display monitor 5. Each time that data characters are unloaded from one of the recirculating line buffers and 71, these characters are multiplexed and buffered by the multiplexer and storage unit 74 together with the control bit (A or B) present in the other recirculating line buffer, this control bit indicating that the other recirculating line buffer is filled with data characters (that is, data characters) and, thus, is ready to be unloaded. As the control bit appears at the output of the multiplexer and storage unit 74, it is coupled to the synchronization flip-flop 75 and causes this flip-flop to be reset. The synchronization flip-flop 75 is therefore prepared to be set once again upon the detection by the line synchronization detector 66 of the coded line synchronization character in the next internal of data or, alternatively, at the end of one frame of data, by the coded frame synchronization character of the next frame of data. The manner in which coded data characters unloaded from one of the recirculating line buffers 70 and 71 are caused to be displayed on the CRT video display monitor 5 so as to have the particular display attributes specified by the accompanying coded attribute characters will now be described in detail.

Display Attributes As each coded character (coded data character or coded attribute character) appears at the output of the multiplexer and storage unit 74, the four most significant bits (bits b7-b10) of the character are applied to the input of a storage and decoding unit 90, the seven least significant bits (bits bl-b7) are applied to the input of a character generator 92, for example, of the ROM (read only memory) type, and the six least significant bits (bits bl-b6) are applied to the input of a holding buffer 94. The binary values of the bits b7 and b8 of the four bits (bits b7-bl0) applied to the input of the storage and decoding unit are then examined, by decoding circuitry provided within the unit 90, to determine if the coded character of which these bits are a part is a coded attribute character or a coded data character. Specifically, if the bits b7 and b8 are both determined by the storage and decoding unit 90 to have binary 1 values, the coded character is deemed to be a coded attribute character, noting FIG. 3], and the bits b7 and b8 are permitted to be stored in a storage unit therein; otherwise, the coded character is deemed to be a coded data character, noting FIG. 3k, and the seven bits (ASCII bits b1-b7) then present at the input of the character generator 92 are permitted to be processed thereby, as will be explained in detail hereinafter. In either case, that is, whether the coded character is a coded attribute character or a coded data character, the two cursor bits b9 and b10 are caused to be stored in the unit 90.

If the coded character is determined to be a coded attribute character by the storage and decoding unit 90, four operations are initiated by the unit 90. Specifically, the holding buffer 94 is enabled to receive and store therein the six attribute bits bl-b6 of the coded attribute character; a current attribute buffer 96 is operated to its reset state so that all of the stages thereof (e.g., six stages) contain binary s: a multiplexer control flip-flop 98 is operated in its set state; and the character generator92 is operated to produce, or force, all binary Us at its output. The abovementioned setting of the multiplexer control flip-flop 98 prepares each of a pair of

multiplexers

99 and 100 to examine the contents of the current attribute buffer 96 to determine the presence therein, at predetermined times, of specific attribute bits bl-b6 having binary 1 values. as will be explained hereinafter. The aforementioned production of binary 0 bits, for example. seven parallel hits, at the output of the character generator 92 serves to establish a set of seven parallel binary 0 bits at the input of a parallel/serial output register 102. As will be described in detail hereinafter, this set of seven binary 0 bits. together with nine other like sets of seven binary 0 bits, established during the 10. recirculation operations of one of the line buffers 70 and 71, are processed in the parallel/serial output register 102 and subsequent circuitry to either cause a blank space or a cursor image (as specified by the cursor bits b9 and blO) to be established in a corresponding character space of the CRT video display monitor 5.

After the attribute bits bl-b6 of the coded attribute character under discussion have been applied to the holding buffer 94, these bits are retained therein until the beginning of the next character time. At the beginning of the next character time, the current attribute buffer 96 is enabled, by means of a clock pulse produced by the dot counter 28 (which operates at the character rate, that is, 11.34 Mhz/7 1.62 Mhz), to also receive and store therein the six attribute bits bl-b6 stored in the holding buffer 94. Also, at this time, the coded character next following the coded attribute character, generally a coded data character, is determined to be a coded data character by the storage and decoding unit 90 and the cursor bits b9 and blO thereof are stored in the unit 90, the seven least significant bits b1-b7 (ASCII bits) thereof are applied to the input of the character generator 92, and the set of seven parallel binary 0 bits then present at the output of the character generator 92 and corresponding to the coded attribute character under discussion are applied to and stored in parallel in the parallel/serial output register 102. At this time, the character generator 92 is under the control of an address signal produced during the 0 count of the raster scan line counter 32 and corresponding to the first raster scan line of the character row of the CRT video display monitor in which the cursor image and the data characters following the coded attribute character are to be displayed. As a result, the character generator 92 is addressed so as to be able to produce the coded slices of the characters (including any cursor information) to be displayed during the time of the first raster scan line of the character row. As will be readily apparent hereinafter, as the raster scan line counter 32 increases its count from 1-9, corresponding to the raster scan lines 2-10 of the character row, the address signals produced by the raster scan line counter 32 durattribute bits bl-b6 having binary values of 1. In particular, the multiplexer 99 examines the current attribute buffer 96 to determine the presence therein of binary I attribute bits b3 (invert), b5 (intensify) and b6 (double width) and, specific times, the multiplexer examines the current attribute buffer 99 to determine the presence therein of binary I attribute bits bl (strike out), b2 (light pen detect) and b4 (underline). The multiplexer 100 is enabled to examine the buffer 99 to determine the presence therein of the aforementioned attribute bits bl, b2 and b4 only when a load strobe signal is received thereby simultaneously with an enabling signal produced during the time of the fifth raster scan line or the tenth (last) raster scan line of a character row of the CRT video display monitor 5. The fifth and tenth raster scan lines are employed to achieve the display of characters on the monitor 5 which are to be underlined, struck out or made amenable to detection by the light pen 7 [FIG 1b] and also to achieve an under line cursor on the monitor 5 in a character space corresponding to a coded attribute character or coded data character. The abovementioned load strobe signal is produced by the decoding and logic unit 38 at a time corresponding to the end of each character space and the beginning of the next character space, more particularly, when the dot counter 28 reaches a count of 6 corresponding to the seventh (last) dot associated with a raster scan line through a character space. Each load strobe signal is permitted, in the absence of a binary I attribute bit b1, b2 or b4 in the current attribute buffer 96, to pass through the multiplexer 100 to be used to load the output register 102 with a coded slice produced by the character generator 92. The aforementioned enabling signals are produced by the decoding and logic unit 39 whenever the raster scan line counter 32 reaches counts of 4 and 9 corresponding to the fifth and tenth (last) raster scan lines, respectively, of a character row.

Whenever the current attribute buffer 96 contains an intensify attribute bit b5 or a double width attribute bit b6 having a binary value of 1, this bit is coupled by the multiplexer 99 into and stored in an attribute storage unit 103. Whenever the current attribute buffer 96 contains an invert attribute bit b3 having a binary value of I, this bit is first inverted by logic circuitry 105, typically comprising exclusive-OR circuitry, and then coupled by the multiplexer 99 into the attribute storage unit 103, provided however, that no inverted cursor information is present at the same time in the storage and decoding unit 90. More particularly, if the current attribute buffer 96 contains an invert attribute bit b3 having a value of 1, indicating that a data character following the attribute character is to be inverted, and, at the same time, the storage and decoding unit 90 does not contain inverted cursor information, that is, bit blO 9* 0, the invert attribute bit b3 is inverted in binary value (from 1 to 0) by the exclusive-or circuitry provided in the logic circuitry and then coupled through the multiplexer 99 into the attribute storage unit 103 and stored therein. In the case where the storage and decoding unit 90 contains inverted cursor information, that is, bit blO 0, but there is no invert attribute b3 having a binary value of 1 present in the current attribute buffer 96, the inverted cursor bit blO, having a binary value of 0, is coupled unchanged through the logic circuitry 105 and through the multiplexer 99 into the attribute storage unit 103. This inverted cursor bit bl0 is then employed, in a manner to be described hereinafter, to achieve an inverted cursor in the character space on the monitor 5 corresponding to the coded attribute character or to a succeeding data character (the cursor bits 179 and'blO of which are then present in the storage and decoding unit 90). The manner in which an inverted cursor bit blO and one or more of the attribute bits b3 (invert), b5 (intensify) and b6 (double width) stored in the attribute storage unit 103 are processed following their storage in the attribute storage unit 103 will now be described in detail.

As inverted cursor bit blO having a binary value of O stored in the attribute storage unit 103 is applied to a logic unit 107. The logic unit 107 also receives a series of bits from the output register 102. In the case of the processing of a coded attribute character, this series of bits is the aforementioned series of seven binary bits produced by the character generator 92 and loaded into the output register 102 in response to the detection of the coded attribute character by the storage and decoding unit 90. In the case of the processing of a coded data character, the series of bits represents the bits of a coded slice of the data character as produced by the character generator 92 and loaded into the output register 102. In both cases, the series of bits are clocked out of the parallel/serial output register 102, in a serialbit fashion, by means of clock pulses produced by the oscillator 26 at the dot rate (ll.34 Mhz).

In the specific case of the processing of an attribute character, the logic circuit 107 operates to receive the series of seven 0 bits clocked out of the output register 102 and in response to the inverted cursor bit blO applied thereto and having a binary value of O to invert the series of seven 0 bits to provide a series of seven 1 bits at its output. This series of seven 1 bits is then applied to the video mixer 68 and summed together with horizontal sync, vertical sync, horizontal blank and vertical blank signals produced by the decoding and

logic units

36 and 40, using conventional techniques, to produce a composite video signal. The composite video signal is then applied to the CRT video display monitor 5 and caused to be displayed in the first raster scan line of a character space corresponding to the coded attribute character. The display of the seven 1 bits takes the form of a horizontal line comprising seven successive dots. It will be appreciated that as the six least significant bits (blb6) of the coded attribute character under discussion are applied repeatedly to the current attribute buffer 96 (for 9 more times) and corresponding inverted cursor bits [210 having binary values of O are stored in succession in the attribute storage unit In the case of the processing of a coded data character where a coded slice of the data character is applied to the logic unit 107 while an inverted cursor bit [710 having a binary value of O is present in the attribute storage unit 103, the bits of the coded slice are inverted by the logic unit 107, in the same manner as described hereinabove, and used by the video mixer 68 to derive a composite video signal for application to the display monitor 5. After the seven least significant bits (bl-b7) of the coded data character have been applied repeatedly to the character generator 92 (for a total of 10 times) and corresponding inverter cursor bits blO having binary values of 0 are stored in succession in the attribute storage unit 103, and as corresponding successive coded slices are produced by thecharacter generator 92 and entered into and clocked out of the parallel/- serial output register 102, the bits of the coded slices are likewise inverted by the logic unit 107 and caused to be displayed on the CRT video display monitor 5 in a character space corresponding to the data character.

The resultant image provided in the character space after ten raster scan lines is therefore an inverted image 1 (black on white) of the data character. This inverted 103, in the same manner as described above, and as 7 corresponding successive sets of seven 0 bits from the character generator 92 are applied to and then clocked out of the parallel/serial output register 102, these successive sets of seven 0 bits are likewise inverted to sets of seven 1 bits by the logic unit 107 and similarly caused to be displayed on the CRT video display monitor 5 in the form of lines of seven dots, during the times i image is employed as a cursor image and is distinguishable from the images of other data characters in the same field by virtue of being inverted. A typical example of an inverted cursor image as described hereinabove, for example, an inverted data character E, is shown in FIG. 5b, 7

To perform the abovedescribed inverted cursor operations to produce inverted cursor images such as shown in FIGS. 5a and 5b, the logic unit 107 may simply include a controlled inverter gate such as shown at 109 in FIG. 6. The controlled inverter gate 109 includes a first input 110 for receiving each inverted cursor bit 1110 from the attribute storage unit 103 and a second input 111 for receiving bits clocked out of the parallel/- serial output register 102 (either the sets of seven 0 bits corresponding to a coded attribute character or the coded slices ofa data character). When the inverted cursor bit blO has a binary value of 0, values of the bits received at the input 111 of the gate l09.are inverted by the inverter gate 109 at its output. The inverted bits at the output of the gate 109 are then coupled by a normally-on gate 114, to be described more fully hereinafter, to the video mixer 68 and then caused to be displayed on the video display monitor 5 in the character space corresponding to the coded attribute character or data character under discussion. In the absence of a binary O inverted cursor bit MO in the attribute storage unit103 and, thus, at the input 110 to the gate 109, thereby indicating that a blank space or a normal (noncursor) data character is to be displayed on the monitor 5 in the character space corresponding to the coded attribute character or data character, the associated sets of bits are permitted to pass through the gate 109, without inversion, and through the normally-on gate 114 and to be applied to the video mixer 68. The sets of bits are then displayed on the monitor 5 in the form of a blank space or the image of a non-cursor data character. The abovedescribed functions of the controlled inverter gate 109 may be conveniently implemented by means of an exclusive-NOR logic gate.

An invert attribute bit b3 stored in the attribute storageunit 103 and having a binary value of 0 is processed in a manner similar to the abovedescribed inverted cursor bit blO. The invert attribute bit b3, when having a value of in the attribute storage unit 103, specifies that a data character, a coded slice of which is then present in the parallel/serial output register 102, is to be inverted (black on white) in a corresponding character space of the CRT video display monitor 5. The invert attribute bit 123, like an inverted cursor bit M0, is applied to the input 110 of the aforementioned controlled inverter gate 109. As the individual bits of the coded slice of the data character then present in the output register 102 are clocked out of the output register 102, they are applied to the second input 111 of the controlled inverter gate 109. The controlled inverter gate 109 operates in response to the bits received thereby and to the binary O attribute bit b3 at its input 110 to produce bits at its output representing an inversion of the bits received at its input 11 1. These bits are then coupled through the aforementioned normally-on gate 114 to the video mixer 68 and then caused to be displayed on the monitor 5 in the first raster line of a character space corresponding to the data character. As the seven bits bl-b7 (ASCII bits) of the coded data character to be inverted are applied repeatedly to the character generator 92 (for a total of 10 times) and the address signals to the character generator 92 advance from raster scan line to raster scan line, successive corresponding coded slices are applied to the output register 102 and then clocked to the input 111 of the controlled inverter gate 109, in the manner earlier described, and caused to be displayed in the corresponding character space of the monitor 5. The resultant image in the character space after 10 raster scan lines is therefore an inverted image (black on white) of the data character. The appearance of this image is the same as that of an inverted data character used as an inverted cursor image, as previously described, for example, with respect to the data character E shown in FIG. 5b.

An intensify attribute bit b5 having a binary value of l and stored in the attribute storage unit 103 and specifying that a coded data character is to be intensified, or brightened, in appearance in a corresponding character space of the monitor 5 is also applied to the logic unit 107. The logic unit 107 operates in response to the intensify attribute bit b5 having the binary value of l to amplify the bits of the corresponding coded slice of the character then present in the output register 102 so as to produce an intensified or brightened image of the slice on the monitor 5. In the event the logic circuit 107 also receives an invert attribute bit b3 from the attribute storage unit 103 having a binary value ofO simultaneously with the intensify attribute bit b5 having a binary value of 1, the bits of the coded slice received from the output register 102 are first inverted by the logic unit 107, in the manner earlier described, and then amplified by the logic unit 107. The inverted and amplified bits are then caused to be displayed on the monitor 5 so as to provide an intensified and inverted image of the slice of the data character. Aften l0 raster scan line operations, the entire data character is displayed in its corresponding character space on the monitor 5.

To achieve the above intensification of a data character, the logic unit 107 may employ the aforementioned normally-on gate 114 as shown in FIG. 6 and also an additional pair of gates such as shown at 115 and 116 in FIG. 6. The gate 114 is arranged to receive the bits of each coded slice as produced at the output of the inverter gate 109. These bits may be either the bits of a coded slice as received from the output register 102 (at its input 111) and permitted to pass directly through the inverter gate 109, specifically, in the absence of an invert attribute bit b3 having a binary value of a 0 at its input 1 10, or the bits of a coded slice as inverted by the inverter gate 109 in response to an invert attribute bit b3 having a binary value of 0 being received at its input 110. The gate 115 is a control gate and operates to control the gate 116 to a normally-off state in the absence of an intensify bit b8 having a binary value of l at an input 118 thereof and to control the gate 116 to an on state in the presence of an intensify attribute bit 178 having a binary value of l at its input 118. Both of the

gates

114 and 116 are clocked by means of clock pulses produced by the oscillator 26 at the dot rate l 1.34 Mhz).

The operation of the abovementioned gates 114416 is such that in the absence of an intensify attribute bit b8 having a binary value of l at the input 118 of the control gate 115, indicating that a character is to be displayed with a normal level of intensity or brightness. the gate 116 is maintained in an off state by the control gate 115 and the normally-on gate 114 couples therethrough the bits of a coded slice, whether inverted or not, to the video mixer 68. These bits are then caused to be displayed on the monitor 5 with a normal level of intensity. In the presence of an intensify attribute bit b8 having a binary value of 1 at the input 118 of the control gate 115, the control gate 115 operates to control the gate 116 to its on state with the result that the bits of the coded slice at the output of the inverter gate 109 (whether inverted or not) are permitted to pass through both of the

gates

114 and 116 and to combine in amplitude at the common outputs of the

gate

114 and 116. The amplified bits at the common outputs of the

gates

114 and 116 are then applied to the video mixer 68 and caused to be displayed on the monitor 5 so as to provide an intensified (or intensified and inverted) image of the coded slice on the monitor 5. As in the previous examples, as the seven bits bl-b7 (ASCII bits) of the coded data character to be intensified (or intensified and inverted) are applied repeatedly to the character generator 92 (for a total of 10 times) and the address signals to the character generator 92 advance from raster scan line to raster scan line, successive corresponding coded slices are applied to the output register 102 and then processed, in the man ner described hereinabove, to be displayed in the corresponding character space of the monitor 5. The abovedescribed gates 114-116 may be implemented by logic circuits well known to those skilled in the art. By way of example, each of the

gates

114 and 116 may be implemented by means of an open-collector AND gate.

A double width attribute bit b6 stored in the attribute storage unit 103 and having a binary value of 1 is applied to a divide-by-two circuit 120. The divide-by-two circuit 120 also receives clock pulses produced by the oscillator 26 at the dot rate (14.34 Mhz). The divideby'two circuit 102, which may include a simple flipflop circuit, operates in response to the double width attribute bit b6 having the binary value of l and the clock pulses received thereby to produce inhibit output signals during alternate ones of the clock pulses. These inhibit output signals are applied to the output register 102 and serve to prevent every other one of the clock pulses applied to the register 102 from clocking the output register. As a result, the bits of the coded slice of a character then present in the output register 102 are clocked out of the output register 102 at half the normal rate so that two character times are required instead of one to clock the entire slice out of the output register 102. Further, each bit in the output register 102 remains at the output thereof for twice the normal time. When the bits of the slice are caused to be applied to the monitor 5, after passage through and processing by the logic unit 107 and the video mixer 68, the bits are caused to be displayed in an area of the monitor equal in size to two normal adjacent character spaces. Thus, after the bits of the individual slices comprising a data character have all been applied to the monitor 5, that is, after a total of ten recirculations and ten raster scan lines, the data character is caused to be displayed on the monitor 5 with a width twice the normal width. A typical image of a data character, for example, the character E, as established on the monitor 5 and having a width twice the normal width of a character, is shown in FIG. 50.

It will be recognized that the abovedescribed reduction by the divide-by-two circuit 120 of the normal clock rate of the output register 102, specifically, by a factor of 2, has the effect of preventing every other data character following a coded attribute character and specifying a double width operation from even reaching and being displayed on the monitor 5. Consea coded attribute character are to be displayed with an I increased width and are followed by n disposable characters, the sets of coded slices corresponding to the quently, whenever it is desired to display coded data characters on the monitor 5 with a double width, it is necessary to transmit each such coded data character together with a disposable coded character. The disposable character may be the same as or different from the accompanying coded data character to be displayed with a double width, the particular selection of the disposable character generally being immaterial since the disposable character is prevented in either case from ever being displayed on the monitor 5. It is further to be recognized that while the presence of disposable characters together with the characters to be displayed with double width has the effect of increasing the number of character times required to display a given number of data characters, the clock rate of the output register 102 is reduced (by half) only for those data characters that are to be displayed with a double width on the monitor 5. As a result, it is possible to intermix both data characters having a normal width and data characters having a double width, in any desired sequence, in a single character row of the monitor 5. The principles involved in the display of data characters of double width, as described above, may be extended to the display of data characters of even greater width, for example, of treble width. To achieve the trebling of the width of data characters, each such data character must be accompanied by two disposable characters and the divide-by-two circuit 120 must be replaced by a divide-by-three circuit. In this case, the bits of coded slices of data characters in the output register 102 are caused by the divide-by-three circuit to be clocked out therefrom at one third the normal rate so that three character times are required instead of one to clock the slices of each data character out of the output register 102. Further, each bit of a slice in the output register 102 remains at the output thereof for 3 times the normal time with the result that the two disposable characters following each data character to be displayed with a treble width never reach the display monitor 5. In general, where data characters following first, [(n+l)+l]th, [2(n-l-l)+l]th, [3(n+l)+l]th, etc., data characters following the current attribute character are clocked out of the output register 102 at the rate of l/(n+l) and the sets of coded slices corresponding to the intervening n disposable data characters are prevented from ever reaching the display monitor 5.

As stated previously, after the attribute bits bl-b6 of a coded attribute character have been applied to the current attribute buffer 96, they are also examined at predetermined times by the multiplexer 100 to determine the presence therein of particular ones of the attribute bits b l-b6 having binary values of 1, namely, a binary 1 strike out attribute bit b1, a binary I light pen detect attribute bit b2 and a binary l underline attribute bit b4.

Whenever the current attribute buffer 96 contains a strike out attribute bit bl or a light pen detect attribute bit b2 having a binary value of 1, this bit is detected during the time of a load strobe signal and a concurrent one of the enabling signals produced by the decoding and logic unit 39 and applied to the multiplexer 100. This bit causes the multiplexer 100 to inhibit the load strobe signal at its output, the significance of which will be explained hereinafter. In the case of the strike out attribute bit bl, the load strobe signal is inhibited at the outout of the multiplexer 100 during the enabling signal produced by the decoding and logic unit 39 corresponding to the fifth raster scan line of a character row; in the case of the light pen detect attribute bit b2, the load strobe signal is inhibited at the output of the multiplexer 100 during the enabling signal produced by the decoding and logic unit 39 corresponding to the fifth raster scan line of a character row. Whenever the current attribute buffer 96 contains an underline attribute bit b4 having a binary value of 1, this bit similarly causesa load strobe signal to be inhibited at the output of the multiplexer 100, specifically, during the time of an enabling signal produced by the decoding and logic unit 39 corresponding to the tenth (last) raster scan line of a character row, provided, however, that no underline cursor information is present at the same time in the storage and decoding unit 90. More particularly, if the current attribute buffer 96 contains an underline attribute bit b4 having a value of l, specifying that a data character is to be underlined, and, at the same time, the storage and decoding unit does not contain underlined cursor information (that is, bitblO l), the underline attribute bit b4 is coupled through the logic circuitry 105 to the multiplexer 100. This bit then causes the multiplexer to inhibit a load strobe signal at its output during the enabling signal produced by the decoding and logic unit 39 corresponding to the tenth (last) raster scan line of a character row. In the case where the storage and decoding unit 90 contains underlined cursor information (bit blO I) but there is no underline attribute bit b4 having a value of l present in the current attribute buffer 96, the underlined cursor bit blO is coupled by the logic circuitry to the multiplexer 100 and again causes the multiplexer 100 to inhibit a load strobe signal at its output.

The inhibiting of a load strobe signal at the output of the multiplexer 100 as a result of the processing of an underlined cursor bit blO or one or more of the attribute bits bl, b3 and b4 is employed in the following

Claims

1. Display apparatus for displaying images of data characters having first and second widths, comprising: display means for displaying images of data characters; data source means for producing a set of data including a plurality of characters for a predetermined number of times, said characters including data characters the images of which are to be displayed by the display means and attribute characters interspersed with the data characters, each of said attribute characters including width data specifying that the images of data characters following the attribute character are to be displayed with a first width or a second, greater width, each of the data characters specified by the width data of an attribute character to have a display image of the second width being followed in the set of data by n additional, successive data characters, where n is an integer; display signal generator means having an input for receiving each data character in the set of data for the predetermined number of times, said display signal generator means being operative in response to receiving each data character at its input for the predetermined number of times to produce a set of display data signals corresponding to the data character, each display data signal comprising a series of bits; first circuit means for receiving and storing therein display data signals of sets of display data signals produced by the display signal generator means and corresponding to data characters; second circuit means coupled to the first circuit means and operative to produce clock signals for clocking the bits of display data signals stored in the first circuit means out of the first circuit means at a predetermined first rate; third circuit means coupled to the data source means and operative to receive and store therein for the predetermined number of times the width data of each attribute character produced by the data source means; fourth circuit means coupled to the third circuit means and to the first circuit means, said fourth circuit means being operative when the width data of an attribute character stored in the third circuit means for the predetermined number of times specifies that the images of data characters following the attribute character are to be displayed with the first width to enablE the first circuit means to be clocked at the predetermined first rate whereby the bits of the sets of display data signals corresponding to these data characters are clocked out of the first circuit means at the predetermind first rate, and said fourth circuit means being operative when the width data of an attribute character stored in the third circuit means for the predetermined number of times specifies that the images of data characters following the attribute character are to be displayed with the second width to cause the first circuit means to be clocked at a second rate of 1/(n+1) times the predetermined first rate, whereby the bits of the sets of display data signals corresponding to the first, ( (n+1)+1)th, (2(n+1)+1)th, (3(n+1)+ 1)th, etc., data characters following the attribute character are clocked out of the first circuit means at the second rate and the bits of the sets of display data signals corresponding to the intervening n data characters are prevented from being entered into and clocked out of the first circuit means; said display means being coupled to the first circuit means and operative to receive the bits of the sets of display data signals clocked out of the first circuit means at the first rate or second rate, said display means being operative in response to receiving the bits of each set of display data signals clocked out of the first circuit means at the first rate to provide an image, having a first width, of the corresponding data character, and operative in response to receiving the bits of each set of display data signals clocked out of the first circuit means at the second rate to provide an image, having a second width, of the corresponding data character.

2. Display apparatus in accordance with claim 1 wherein: each data character specified to have a display image of a second width by the width data of an attribute character in the set of data produced by the data source means is followed by one additional (n 1) data character; and the fourth circuit means operates in response to the width data of each attribute character specifying that data characters following the attribute character are to have display images of the second width to cause the first circuit means to be clocked at one-half (1/(n+1) 1/2 ) the first rate whereby the bits of the sets of display data signals corresponding to the first, third, fifth, etc., data characters following the attribute character are clocked out of the first circuit means at the halved rate and the bits of the sets of display data signals corresponding to the intervening data characters are prevented from being entered into and clocked out of the first circuit means; said display means being operative to provide images of said first, third, fifth, etc., data characters having widths twice that of data characters specified by attribute characters to have images of the first width.

3. Display apparatus in accordance with claim 2 wherein: the third circuit means includes: width data storage means operative to receive and store therein the width data of each attribute character produced in the set of data by the data source means; and the fourth circuit means includes: divide-by-two circuit means coupled to the width data storage means and to the first circuit means and operative in response to the width data of an attribute character stored in the width data storage means specifying that data characters following the attribute character are to have display images of the second width to cause the first circuit means to be clocked at one half the first rate.

4. Display apparatus in accordance with claim 3 wherein: the display means includes a cathode ray tube display monitor of the raster scan line type.

5. Display apparatus in accordance with claim 4 wherein: the display signal generator means operates to produce display data signals in which the bits are in parallel; and the first circuit means includes a parallel/serial register coupled to the cathode ray tube display monitor of the display means.

6. Display apparatus in accordance with claim 5 wherein: the data source means includes a recirculating register means having an output and operative to store the set of data therein; and means coupled to the recirculating register means and operative to cause the set of data stored in the recirculating register means to circulate therein and to be applied to the output thereof for the predetermined number of times.

7. Display apparatus in accordance with claim 6 wherein: the cathode ray tube display monitor has at least one character display row having a number of successive raster scan lines associated therewith equal to the predetermined number of times that the predetermined set of data is applied to the output of the recirculating register means, each of the raster scan lines traversing through a plurality of dot positions of the display monitor; the display signal generator means includes: character generator means of the read-only-memory type and having an input for receiving each data character; address means coupled to the character generator means and operative to apply to the character generator means successive address signals corresponding to the successive raster scan lines associated with each character display row of the display monitor, said character generator means being operative in response to the successive address signals applied thereto by the address means to produce a set of display data signals corresponding to the data character, said set of display data signals having a number of display data signals therein equal to the predetermined number of times that the set of data is produced by the data source means; and the second circuit means includes clock means for supplying clock signals to the parallel/serial register of the first circuit means at the dot rate of the display monitor.