US4505799A - ISFET sensor and method of manufacture - Google Patents

ISFET sensor and method of manufacture Download PDF

Info

Publication number
US4505799A
US4505799A US06/631,507 US63150784A US4505799A US 4505799 A US4505799 A US 4505799A US 63150784 A US63150784 A US 63150784A US 4505799 A US4505799 A US 4505799A
Authority
US
United States
Prior art keywords
source
substrate
drain regions
isfet
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US06/631,507
Inventor
Ronald D. Baxter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SPX Corp
Original Assignee
General Signal Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Signal Corp filed Critical General Signal Corp
Priority to US06/631,507 priority Critical patent/US4505799A/en
Application granted granted Critical
Publication of US4505799A publication Critical patent/US4505799A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N27/00Investigating or analysing materials by the use of electric, electrochemical, or magnetic means
    • G01N27/26Investigating or analysing materials by the use of electric, electrochemical, or magnetic means by investigating electrochemical variables; by using electrolysis or electrophoresis
    • G01N27/403Cells and electrode assemblies
    • G01N27/414Ion-sensitive or chemical field-effect transistors, i.e. ISFETS or CHEMFETS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/4175Source or drain electrodes for field effect devices for lateral devices where the connection to the source or drain region is done through at least one part of the semiconductor substrate thickness, e.g. with connecting sink or with via-hole
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Definitions

  • This invention relates to chemical or electrochemical sensors based on Si FET technology and particularly relates to the construction of such devices for the measurement of hydrogen ions (pH) and other ion activity in solution.
  • Such devices are known as ISFET's (ion selective field-effect transistors) and are similar to conventional insulated gate FET's except that the metal gate electrode is removed and the gate region is covered by a suitable insulator film. This insulating layer acts as the ion selective, sensitive membrane.
  • the ISFET In its use as a pH sensor, the ISFET must be immersed in an electrolyte which, from the standpoint of the normal electrical connections made to the front side, is a very hostile environment. It is, therefore, desirable to design the ISFET so as to minimize contact between the electrical circuitry and the electrolyte solution so that the integrity, stability, and reliability of the device is maintained.
  • the prior art devices typically use contacts on the front side (the chemically or electrochemically responsive side) of the ISFET.
  • protection is required for the circuit leads or circuit elements to isolate them from the environment.
  • this protection has been attempted by providing contact from the back of the device. This has been done, for example, by making contact with the source and drain by way of holes which have been laser machined all the way through the device or by migrating aluminum through the device.
  • These methods all have the disadvantage of producing either a disrupted front surface or a region which is not mechanically strong.
  • a planar front surface is desirable in order to avoid susceptibility to contamination which can cause a fouling of the gate membrane.
  • an ISFET structure such that external electrical contact to the source and drain regions is made through individual holes etched from the back up to the source and drain regions with sidewall isolation being provided in the holes and metallization covering the surface of said sidewalls and extending to contact pads on the back of the ISFET.
  • This ISFET is manufactured by using a silicon substrate having a crystallographic structure with a (100) orientation. An orientation dependent etch is used to etch the holes to the source and drain regions where the presence of an etch stop halts the etching process. A doped region is then created in the sidewalls of the holes to provide the isolation from the substrate and the metallization is then laid on the sidewalls to provide the external contacts.
  • FIG. 1 is a cross section of an ISFET made in accordance with this invention.
  • FIGS. 2A through 2J are cross section drawings showing the steps in the construction of the ISFET of this invention.
  • FIG. 3 is a cross section of a probe holding the ISFET of the invention.
  • FIG. 4 is a cross section of a header assembly for holding the ISFET of the invention in a probe.
  • FIG. 5 is a bottom view of the header assembly of FIG. 4.
  • FIG. 1 a cross-section of an ISFET chip having the desired structure as obtained when manufactured in accordance with this invention.
  • the substrate 12 is a silicon crystal having an orientation of (100), shown as N-Si.
  • the substrate is successively coated with a number of oxides 14, more fully described later, and an ion sensitive membrane 16, such as silicon nitride or aluminum oxide.
  • the substrate is doped to have a P+ drain region 18 and a P+ source region 20. In the area between the source and drain there is a window in the field oxide where a gate oxide 22 has been grown under the ion sensitive membrane.
  • On the back side of the substrate 12 there is a field oxide coating which is windowed to provide the substrate contact 24 to an N+ region 26.
  • Source contact 28 and the drain contact 30 are made through holes etched in the back of the ISFET so as to form the pyramidal shaped holes shown in FIG. 1.
  • the sidewalls of these holes are provided with an isolating P+ region for isolating the substrate, as shown in FIG. 1.
  • a metallization is deposited to provide the electrical contact from the back of the ISFET to both the source and drain. This metallization is carried from the sidewalls to the back to provide contact areas or pads for wire bonding the circuit leads necessary to incorporate the ISFET chip into a probe.
  • the construction of the ISFET of this invention generally follows standard long-channel FET technology with the exception of the means provided for making electrical connection to the source and drain region.
  • the present invention is utilized to avoid the problems pointed out above.
  • the electrical contacts are provided in such a way that the front surface of the ISFET is not disturbed or weakened.
  • the etching of the via holes from the back for the source and drain contacts is stopped at the source and drain boundaries by an etch stop.
  • a preferred method of performing this etch stopping action has been found to be by dropping the source and drain regions to have a high concentration of boron. In this connection the inventor has used a boron concentration greater than 5 ⁇ 10 19 cm -3 with the etchant ethylenediamine-pyrocatechol-water.
  • the drive step of the boron diffusion process is carried out at 1175° C. for 90 minutes, which gives a depth of 4-6 ⁇ for the resulting P+ source and drain regions, as shown in FIG. 2D.
  • Etch holes in the silicon substrate to provide access from the back up to the source and drain regions. Use Ethylenediamine-pyrocatechol-water as the etchant. This etch will terminate at the source and drain regions because of the boron concentration in the source and drain. This etching process produces areas of oxide which overhang the sidewalls, as shown in FIG. 2F.
  • the overhanging areas are removed by etching, as shown in FIG. 2G.
  • This membrane may, for example, be silicon nitride or aluminum oxide where the ISFET is to be used to make pH measurements.
  • This probe may have the construction shown in FIG. 3, where the chip is shown mounted on a header 42.
  • the header with its mounted chip is potted with epoxy or silicone 43 in the end of the probe body 44 with the insulated leads 46 extending along the length of the probe body with epoxy used in other areas to seal and support.
  • the probe body may be made from a spin cast epoxy or other suitable material depending on the uses of the probe.
  • the mounting of the ISFET chip on the header is shown in detail in FIG. 4.
  • the ISFET chip is epoxied to the top of the header by placing epoxy 48 around the edges of the chip.
  • the header is a circular piece of aluminum oxide or a pyrex disc having a square hole 49 in the center and areas of thick film metallization 50 on the back to provide a place for bonding the lead outs 52 which will be soldered to the leads 46.
  • the epoxy 54 fills the hole in the header and secures the electrical leads 56 to provide a rugged structure for the probe.
  • FIG. 5 shows a bottom view of the header itself with the areas of metallization 50 shown.
  • the epoxy 48 holding the ISFET chip to the header can be replaced with an anodic bond if the header is made of pyrex.

Abstract

There is provided an ISFET structure and a method for manufacturing that structure such that external electrical contact to the P+ source and drain regions is made through individual holes etched from the back to the source and drain regions with sidewall isolation being provided in the holes and metallization covering the surface of said sidewalls and extending to contact pads on the back of the ISFET.

Description

This is a continuation of application Ser. No. 559,513 filed on Dec. 8, 1983 and now abandoned.
BACKGROUND OF THE INVENTION
This invention relates to chemical or electrochemical sensors based on Si FET technology and particularly relates to the construction of such devices for the measurement of hydrogen ions (pH) and other ion activity in solution. Such devices are known as ISFET's (ion selective field-effect transistors) and are similar to conventional insulated gate FET's except that the metal gate electrode is removed and the gate region is covered by a suitable insulator film. This insulating layer acts as the ion selective, sensitive membrane.
In its use as a pH sensor, the ISFET must be immersed in an electrolyte which, from the standpoint of the normal electrical connections made to the front side, is a very hostile environment. It is, therefore, desirable to design the ISFET so as to minimize contact between the electrical circuitry and the electrolyte solution so that the integrity, stability, and reliability of the device is maintained.
In the past many attempts have been made to achieve the desired isolation between the environment to which the ISFET is exposed and its associated electrical circuitry. These attempts have generally been in biomedical applications and have involved approaches such as locating the metallized source and drain bonding pads several millimeters from the gate region with electrical access being accomplished through diffused silicon conductors. In those devices the metallized surface forming the pads is protected from the environment by the use of epoxies or silicone rubber. This approach typically results in a long, slender probe which may be 150 microns thick by 500 microns wide by 600 microns long. While such probes may be suited for medical applications they have disadvantages in laboratory and industrial applications, for they present higher lead impedances due to the relatively long path of the conductors leading from the gate region. Also, they do not have the durability and reliability necessary to operate under the more extreme environments encountered outside the medical field.
As indicated above, the prior art devices typically use contacts on the front side (the chemically or electrochemically responsive side) of the ISFET. Thus, protection is required for the circuit leads or circuit elements to isolate them from the environment. In some cases this protection has been attempted by providing contact from the back of the device. This has been done, for example, by making contact with the source and drain by way of holes which have been laser machined all the way through the device or by migrating aluminum through the device. These methods all have the disadvantage of producing either a disrupted front surface or a region which is not mechanically strong. In this connection, it should be pointed out that a planar front surface is desirable in order to avoid susceptibility to contamination which can cause a fouling of the gate membrane.
It is an object of this invention to provide a method and means for providing an ISFET probe having protected contacts while maintaining a planar front surface which is mechanically strong. More particularly, it is an object of this invention to provide a method for producing back contacts for the source and drain regions of an ISFET probe which introduce no mechanical or electrical problems affecting the stability and durability of the probe.
SUMMARY OF THE INVENTION
There is provided an ISFET structure such that external electrical contact to the source and drain regions is made through individual holes etched from the back up to the source and drain regions with sidewall isolation being provided in the holes and metallization covering the surface of said sidewalls and extending to contact pads on the back of the ISFET. This ISFET is manufactured by using a silicon substrate having a crystallographic structure with a (100) orientation. An orientation dependent etch is used to etch the holes to the source and drain regions where the presence of an etch stop halts the etching process. A doped region is then created in the sidewalls of the holes to provide the isolation from the substrate and the metallization is then laid on the sidewalls to provide the external contacts.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a cross section of an ISFET made in accordance with this invention.
FIGS. 2A through 2J are cross section drawings showing the steps in the construction of the ISFET of this invention.
FIG. 3 is a cross section of a probe holding the ISFET of the invention.
FIG. 4 is a cross section of a header assembly for holding the ISFET of the invention in a probe.
FIG. 5 is a bottom view of the header assembly of FIG. 4.
DESCRIPTION OF THE PREFERRED EMBODIMENT
There is shown in FIG. 1 a cross-section of an ISFET chip having the desired structure as obtained when manufactured in accordance with this invention. The substrate 12 is a silicon crystal having an orientation of (100), shown as N-Si. On the front side the substrate is successively coated with a number of oxides 14, more fully described later, and an ion sensitive membrane 16, such as silicon nitride or aluminum oxide. The substrate is doped to have a P+ drain region 18 and a P+ source region 20. In the area between the source and drain there is a window in the field oxide where a gate oxide 22 has been grown under the ion sensitive membrane. On the back side of the substrate 12 there is a field oxide coating which is windowed to provide the substrate contact 24 to an N+ region 26. Other windows are provided for the source contact 28 and the drain contact 30. These two contacts are made through holes etched in the back of the ISFET so as to form the pyramidal shaped holes shown in FIG. 1. The sidewalls of these holes are provided with an isolating P+ region for isolating the substrate, as shown in FIG. 1. Over the isolating P+ region of the sidewalls a metallization is deposited to provide the electrical contact from the back of the ISFET to both the source and drain. This metallization is carried from the sidewalls to the back to provide contact areas or pads for wire bonding the circuit leads necessary to incorporate the ISFET chip into a probe.
The construction of the ISFET of this invention generally follows standard long-channel FET technology with the exception of the means provided for making electrical connection to the source and drain region. For these connections, the present invention is utilized to avoid the problems pointed out above. Thus, the electrical contacts are provided in such a way that the front surface of the ISFET is not disturbed or weakened. As will be fully described in the subsequent description detailing the method of manufacturing the ISFET of this invention, the etching of the via holes from the back for the source and drain contacts is stopped at the source and drain boundaries by an etch stop. A preferred method of performing this etch stopping action has been found to be by dropping the source and drain regions to have a high concentration of boron. In this connection the inventor has used a boron concentration greater than 5×1019 cm-3 with the etchant ethylenediamine-pyrocatechol-water.
The preferred process for manufacturing an ISFET in accordance with this invention is set forth below.
1. Start with an N type wafer of silicon with a crystallographic orientation (100), a resistivity of about 3 ohm-cms, a diameter of 2 inches, and a thickness of 6 mils (polished both sides).
2. Grow a field oxide in wet oxygen on both back and front to a thickness of 7,000 Å, as shown in FIG. 2A.
3. Etch holes all the way through for registration purposes.
4. Open windows on the front in the field oxide for the source-drain diffusion step by coating with photoresist except in the areas to be opened and then etching those areas, as shown in FIG. 2B.
5. Deposit boron doped silicon dioxide by chemical vapor deposition using silane and oxygen with B2 H6 as a dopant and a source of boron. Deposit the boron doped silicon dioxide to a thickness of 2500 Å and cover with another 2500 Å of undoped silicon dioxide, as shown in FIG. 2C. In the chemical vapor deposition process use 10 percent dibromane to total hydrides.
6. The drive step of the boron diffusion process is carried out at 1175° C. for 90 minutes, which gives a depth of 4-6μ for the resulting P+ source and drain regions, as shown in FIG. 2D.
7. Etch other windows on the front for the channel stop using a photoresist and an etch to provide for the production of the N+ region 36 of FIG. 2D.
8. Etch another window on the back for the substrate contact which will be provided by the generation of the N+ region 38 of FIG. 2D.
9. Do a phosphorous diffusion on both front and back using solid sources at 950° C. for 30 minutes. This deposition is followed by a 1100° C. drive for 30 minutes. The result is the production of the N+ regions 36 and 38 of FIG. 2D.
10. Open windows in the oxide on the back opposite the source and drain regions as shown in FIG. 2E using photoresist to cover the part that is not to be etched.
11. Etch holes in the silicon substrate to provide access from the back up to the source and drain regions. Use Ethylenediamine-pyrocatechol-water as the etchant. This etch will terminate at the source and drain regions because of the boron concentration in the source and drain. This etching process produces areas of oxide which overhang the sidewalls, as shown in FIG. 2F.
12. The overhanging areas are removed by etching, as shown in FIG. 2G.
13. Produce the P+ regions in the sidewalls of the holes to isolate the N type silicon substrate from the contacts to be formed. Thus, source and drain regions are formed in the sidewalls of the etched holes. The process for doing this is the same as for producing the source and drain regions. Thus, the boron doped silicon dioxide is layed on the back and covered by an undoped silicon dioxide, as shown in FIG. 2H.
14. Drive the diffusion into the sidewalls at 1100° C. for 30 minutes.
15. Open a window in the oxide on the front by etching, as shown in FIG. 2I, for providing the gate.
16. Grow a dry gate oxide 22, as shown in FIG. 2J.
17. Deposit an ion sensitive membrane over the front, as shown in FIG. 2J. This membrane may, for example, be silicon nitride or aluminum oxide where the ISFET is to be used to make pH measurements.
18. Open the contact regions on the back by etching away the various oxide layers.
19. Metallize the contact areas including the sidewalls of the holes and associated areas on the back as contact pads for connection of the external circuitry to the source, drain and substrate regions, as shown in FIG. 1.
For the purpose of using an ISFET manufactured in accordance with the above process, it is necessary to mount the ISFET chip in a holder or probe assembly. This probe may have the construction shown in FIG. 3, where the chip is shown mounted on a header 42. The header with its mounted chip is potted with epoxy or silicone 43 in the end of the probe body 44 with the insulated leads 46 extending along the length of the probe body with epoxy used in other areas to seal and support. The probe body may be made from a spin cast epoxy or other suitable material depending on the uses of the probe.
The mounting of the ISFET chip on the header is shown in detail in FIG. 4. The ISFET chip is epoxied to the top of the header by placing epoxy 48 around the edges of the chip. The header is a circular piece of aluminum oxide or a pyrex disc having a square hole 49 in the center and areas of thick film metallization 50 on the back to provide a place for bonding the lead outs 52 which will be soldered to the leads 46. The epoxy 54 fills the hole in the header and secures the electrical leads 56 to provide a rugged structure for the probe.
FIG. 5 shows a bottom view of the header itself with the areas of metallization 50 shown.
If desired the epoxy 48 holding the ISFET chip to the header can be replaced with an anodic bond if the header is made of pyrex.

Claims (14)

What is claimed is:
1. In an ISFET with N-type silicon substrate having a crystal orientation of (100) which is doped to provide P+ source and drain regions, an external electrical source and drain contact structure, comprising:
individual holes etched by an orientation dependent etch from the back of the ISFET to the source and drain regions,
doped P+ regions in the sidewalls of said holes to provide electrical isolation of the surface of said sidewalls from said substrate, and
a metallized surface deposited on the sidewalls of the holes and extending to separate associated contact areas on the back.
2. A method of providing electrical contact to a P+ source region and P+ drain region of an ISFET having an N-type silicon substrate with a crystallographic orientation of (100), comprising the steps of:
providing an etch stopping characteristic to the source and drain regions,
etching with an orientation dependent etch individual holes from the back of the substrate up to the source and drain regions,
producing a P+ isolation region in the sidewalls of said holes, and
metallizing over said sidewalls and onto the back to provide the electrical contacts for said source and drain regions on the back of said ISFET.
3. The method of claim 2 in which the source and drain regions are provided with an etch stopping characteristic by producing them through diffusion of boron into the silicon substrate so that said regions have a boron concentration sufficient to provide the necessary etch stopping characteristic.
4. The method of claim 3 in which boron concentrations greater than 5×1019 cm-3 are produced in the source and drain regions by diffusion from a boron doped silicon dioxide layer.
5. The method of claim 4 in which the diffusion is driven at 1175° C. for 90 minutes.
6. The method of claim 4 in which the etchant used to etch the holes is Ethylenediamine-pyrocatechol-water.
7. An ISFET probe, comprising:
an ISFET chip having,
an N-type silicon substrate with a (100) crystallographic orientation,
P+ source and drain regions,
individual holes etched by an orientation dependent etch from the back of the ISFET up to the source and drain regions,
P+ regions in the sidewalls of said holes to provide electrical isolation of the surface of said sidewalls from said substrate, and
a metallized surface deposited on the sidewalls of the holes and extending to separate associated contact areas on the back,
a tubular probe body,
a circular header having the ISFET chip mounted on one side thereof and having thick film metallization in separated regions on the other side,
lead outs bonded to said metallized areas,
wire connections between said metallized areas on said header and said contact areas on the back of said chip,
insulated leadwire connected to said lead outs and extending the length of the probe body,
said header and the mounted ISFET chip with associated lead outs and wire connections being potted in the end of said probe body, and
means for supporting the insulated leads in said body.
8. An ISFET pH sensor comprising:
an N-type silicon substrate having a (100) crystallographic structure,
a doped P+ source region in the front of said substrate,
a doped P+ drain region in the front of said substrate,
a doped N+ channel stop region in the front of said substrate,
a doped N+ substrate contact region in the back of said substrate,
a gate oxide grown on the front of said substrate,
a field oxide coating on the front surface of said substrate with an opening in the area in front of the gate oxide,
a pH sensitive membrane covering the field oxide coating and the gate region,
individual holes etched from the back of said substrate up to the source and drain regions by on orientation dependent etch,
a doped P+ region in the sidewalls of said holes to isolate said substrate,
a metallized coating covering the surface of said holes and contacting the respective source and drain regions, said coating extending to the back surface of said substrate to form contact pads thereon, and
a metallized coating covering the substrate contact region and being in contact therewith.
9. An ISFET as set forth in claim 8 in which the source and drain regions have a boron concentration greater than 5×1019 cm-3.
10. In an ISFET having a silicon substrate with a crystal orientation of (100) which is doped to provide source and drain regions, an external electrical source and drain contact structure, comprising:
individual holes etched by an orientation dependent etch from the back of the ISFET to the source and drain regions,
doped regions in the sidewalls of said holes to provide electrical isolation of the surface of said sidewalls from said substrate, and
a metallized surface deposited on the sidewalls of the holes and extending to separate associated contact areas on the back.
11. A method of providing electrical contact to a source region and drain region of an ISFET having a silicon substrate with a crystallographic orientation of (100), comprising the steps of:
providing an etch stopping characteristic to the source and drain regions,
etching with an orientation dependent etch individual holes from the back of the substrate up to the source and drain regions,
producing an isolation region in the sidewalls of said holes, and
metallizing over said sidewalls and onto the back to provide the electrical contacts for said source and drain regions on the back of said ISFET.
12. In an ISFET having a silicon substrate with a crystal orientation of (100) which is doped to an opposite conductivity type from said substrate to provide source and drain regions, an external electrical source and drain contact structure, comprising:
individual holes etched by an orientation dependent etch from the back of said ISFET to the source and drain regions and terminating at the boundary of said source and drain regions;
regions in the sidewalls of said holes doped to an opposite conductivity type from that of said substrate to provide electrical isolation of the surface of said sidewalls from said substrate; and
a metallized surface deposited on the sidewalls of the holes and extending from the source and drain regions to separate associated contact areas on the back of said ISFET.
13. A method of providing electrical contact to a source region and drain region of an ISFET having a silicon substrate with a crystallographic orientation of (100), comprising the steps of:
providing an etch stopping characteristic in the source and drain regions;
etching with an orientation dependent etch individual holes from the back of the substrate to the source and drain regions to provide access to the source and drain regions, said etch being stopped at the boundary of said source and drain regions by said etch stopping characteristic;
producing an isolation region in the sidewalls of said holes of opposite conductivity type to the substrate; and
metallizing over said sidewalls and onto the back to provide the electrical contacts for said source and drain regions on the back of said ISFET.
14. An ISFET pH sensor comprising:
a doped silicon substrate having a (100) crystallographic structure;
a doped source region in the front of said substrate and of conductivity type opposite to said substrate, said source region being doped to have an etch stopping characteristic;
a doped drain region in the front of said substrate and of conductivity type opposite to said substrate, said drain region being doped to have an etch stopping characteristic;
a doped channel stop region in the front of said substrate;
a doped substrate contact region in the back of said substrate;
a gate oxide grown on the front of said substrate;
a field oxide coating on the front surface of said substrate with an opening in the area in front of the gate oxide;
a pH sensitive membrane covering the field oxide coating and the gate region;
individual holes etched from the back of said substrate to the source and drain regions to provide access to the source and drain regions, said etching being done by an orientation dependent etch with the etching terminating at the boundary of the source and drain regions;
a doped region in the sidewalls of said holes of opposite conductivity type to said substrate for electrically isolating said substrate;
a metallized coating covering the surface of said holes and contacting the respective source and drain regions, said coating extending to the back surface of said substrate to form contact pads thereon; and
a metallized coating covering the substrate contact region and being in contact therewith.
US06/631,507 1983-12-08 1984-07-16 ISFET sensor and method of manufacture Expired - Lifetime US4505799A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US06/631,507 US4505799A (en) 1983-12-08 1984-07-16 ISFET sensor and method of manufacture

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US55951383A 1983-12-08 1983-12-08
US06/631,507 US4505799A (en) 1983-12-08 1984-07-16 ISFET sensor and method of manufacture

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US55951383A Continuation 1983-12-08 1983-12-08

Publications (1)

Publication Number Publication Date
US4505799A true US4505799A (en) 1985-03-19

Family

ID=27072089

Family Applications (1)

Application Number Title Priority Date Filing Date
US06/631,507 Expired - Lifetime US4505799A (en) 1983-12-08 1984-07-16 ISFET sensor and method of manufacture

Country Status (1)

Country Link
US (1) US4505799A (en)

Cited By (71)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4650561A (en) * 1984-07-04 1987-03-17 Emi Limited Gas sensor
EP0215546A2 (en) * 1985-09-14 1987-03-25 Thorn Emi Plc Chemical-sensitive semiconductor device
US4668374A (en) * 1986-07-07 1987-05-26 General Motors Corporation Gas sensor and method of fabricating same
US4789887A (en) * 1985-04-23 1988-12-06 Alpha Industries, Inc. Controlling oscillator
EP0299600A2 (en) * 1987-07-15 1989-01-18 Sri International Etching method for producing an electrochemical cell in a semi-conductor
US4816130A (en) * 1987-07-02 1989-03-28 Becton, Dickinson And Company Blood electrolyte sensors including crosslinked polyetherurethane membranes
JPH01129441A (en) * 1987-11-16 1989-05-22 Nissan Motor Co Ltd Semiconductor device
EP0316799A1 (en) * 1987-11-13 1989-05-24 Nissan Motor Co., Ltd. Semiconductor device
US4851104A (en) * 1987-02-27 1989-07-25 General Signal Corporation Instrument for potentiometric electrochemical measurements
US4879517A (en) * 1988-07-25 1989-11-07 General Signal Corporation Temperature compensation for potentiometrically operated ISFETS
US4885077A (en) * 1988-11-17 1989-12-05 Becton, Dickinson And Company Composite membrane, method for its preparation and electrolyte sensor including same
WO1990001694A1 (en) * 1988-08-11 1990-02-22 Norbert Hampp Chemically sensitive transducer
US4936956A (en) * 1984-11-23 1990-06-26 Massachusetts Institute Of Technology Microelectrochemical devices based on inorganic redox active material and method for sensing
US4961833A (en) * 1988-03-31 1990-10-09 Kabushiki Kaisha Toshiba Field-effect transistor-type semiconductor sensor
US4975175A (en) * 1987-03-27 1990-12-04 Isao Karube Miniaturized oxygen electrode and miniaturized biosensor and production process thereof
US5035791A (en) * 1987-07-24 1991-07-30 Eniricerche S.P.A. Ion sensor containing a selective organic membrane
US5068205A (en) * 1989-05-26 1991-11-26 General Signal Corporation Header mounted chemically sensitive ISFET and method of manufacture
US5130265A (en) * 1988-12-23 1992-07-14 Eniricerche S.P.A. Process for obtaining a multifunctional, ion-selective-membrane sensor using a siloxanic prepolymer
US5321283A (en) * 1991-07-30 1994-06-14 Microwave Technology, Inc. High frequency JFET
US5343071A (en) * 1993-04-28 1994-08-30 Raytheon Company Semiconductor structures having dual surface via holes
US5389225A (en) * 1989-01-24 1995-02-14 Gas Research Institute Solid-state oxygen microsensor and thin structure therefor
US5407854A (en) * 1994-01-19 1995-04-18 General Signal Corporation ESD protection of ISFET sensors
US5420458A (en) * 1991-10-30 1995-05-30 Rohm Co., Ltd. Semiconductor device and method of manufacture thereof
US5478526A (en) * 1992-03-31 1995-12-26 Kabushiki Kaisha Toshiba Nozzle-type analysis apparatus
US5625209A (en) * 1992-08-26 1997-04-29 Texas Instruments Incorporated Silicon based sensor apparatus
US5665653A (en) * 1995-03-29 1997-09-09 Unifet, Incorporated Method for encapsulating an electrochemical sensor
US5674785A (en) * 1995-11-27 1997-10-07 Micron Technology, Inc. Method of producing a single piece package for semiconductor die
US5739067A (en) * 1995-12-07 1998-04-14 Advanced Micro Devices, Inc. Method for forming active devices on and in exposed surfaces of both sides of a silicon wafer
WO1998032009A1 (en) * 1997-01-15 1998-07-23 University Of Warwick Gas-sensing semiconductor devices
US5814280A (en) * 1995-11-24 1998-09-29 Horiba, Ltd Semiconductor PH sensor and circuit and method of making same
WO1998049550A1 (en) * 1997-04-29 1998-11-05 Honeywell Inc. Solid state electrochemical sensors and methods of making the same
US5833824A (en) * 1996-11-15 1998-11-10 Rosemount Analytical Inc. Dorsal substrate guarded ISFET sensor
US5892252A (en) * 1998-02-05 1999-04-06 Motorola, Inc. Chemical sensing trench field effect transistor and method for same
US6013948A (en) * 1995-11-27 2000-01-11 Micron Technology, Inc. Stackable chip scale semiconductor package with mating contacts on opposed surfaces
US6020618A (en) * 1994-03-30 2000-02-01 Denso Corporation Semiconductor device in which thin silicon portions are formed by electrochemical stop etching method
US6020629A (en) * 1998-06-05 2000-02-01 Micron Technology, Inc. Stacked semiconductor package and method of fabrication
US6034415A (en) * 1998-02-07 2000-03-07 Xemod, Inc. Lateral RF MOS device having a combined source structure
DE19846232A1 (en) * 1998-09-03 2000-03-09 Fraunhofer Ges Forschung Back face contacted semiconductor device, e.g. an ion-sensitive FET, is produced by metabolizing a back face contact hole for contacting a connection region or metallization level of a front face circuit structure
WO2000051180A1 (en) * 1999-02-26 2000-08-31 Dynamics Research Corporation Silicon-on-insulator sensor having silicon oxide sensing surface, and manufacturing method therefor
WO2001014866A1 (en) * 1999-08-23 2001-03-01 Consejo Superior De Investigaciones Cientificas Silicon-based multisensor microsystem
EP1128433A2 (en) * 2000-02-23 2001-08-29 Giesecke & Devrient GmbH Method of connecting substrates of a vertically integrated circuit structure
US6355950B1 (en) * 1998-09-23 2002-03-12 Intel Corporation Substrate interconnect for power distribution on integrated circuits
US6434420B1 (en) 2000-01-31 2002-08-13 Integrated Biosensing Technologies Biopotential electrode sensory component
US6434421B1 (en) 2000-01-31 2002-08-13 Integrated Biosensing Technologies Biopotential sensor electrode
US6438413B1 (en) 2000-01-31 2002-08-20 Integrated Biosensing Technologies Biopotential sensor electrode system
US6451624B1 (en) 1998-06-05 2002-09-17 Micron Technology, Inc. Stackable semiconductor package having conductive layer and insulating layers and method of fabrication
US6582992B2 (en) 2001-11-16 2003-06-24 Micron Technology, Inc. Stackable semiconductor package and wafer level fabrication method
US6592519B1 (en) * 2000-04-28 2003-07-15 Medtronic, Inc. Smart microfluidic device with universal coating
US6693024B2 (en) * 2001-06-08 2004-02-17 Infineon Technologies Ag Semiconductor component with a semiconductor body having a multiplicity of pores and method for fabricating
US6734386B1 (en) 2001-09-24 2004-05-11 Meissner Filtration Products, Inc. Method for rendering PVDF membrane hydrophilic
KR100477447B1 (en) * 2002-08-30 2005-03-22 재단법인 포항산업과학연구원 The system and the fabrication method for detection electrode for pH sensor using ion implantation
US20050072672A1 (en) * 2002-09-06 2005-04-07 Mettler-Toledo Gmbh Electrochemical sensor
US20050167850A1 (en) * 1995-12-19 2005-08-04 Moden Walter L. Flip-chip adaptor package for bare die
US20060081879A1 (en) * 2004-10-15 2006-04-20 Kenichi Tanaka Semiconductor device and a manufacturing method thereof, and semiconductor module
EP1729121A1 (en) * 2005-05-30 2006-12-06 Mettler-Toledo AG Electrochemical sensor
US20070040180A1 (en) * 1998-02-06 2007-02-22 Tessera Technologies Hungary Kft. Integrated circuit device
US20090108380A1 (en) * 2007-10-24 2009-04-30 Honeywell International Inc. Fet-based gas sensor system
US20100036212A1 (en) * 2008-08-05 2010-02-11 Rieth Harry T Apparatus, method and system for determining a physiological condition within a mammal
US8057388B1 (en) 2003-04-25 2011-11-15 The United States Of America As Represented By The Secretary Of The Navy Microsensor array system
USRE43112E1 (en) 1998-05-04 2012-01-17 Round Rock Research, Llc Stackable ball grid array package
US20120088339A1 (en) * 2010-10-12 2012-04-12 Io Semiconductor, Inc. Vertical Semiconductor Device with Thinned Substrate
US20120231620A1 (en) * 2009-01-22 2012-09-13 Sony Corporation Semiconductor device and method of manufacturing the same
CN104833384A (en) * 2014-02-07 2015-08-12 霍尼韦尔国际公司 Fluid sensor with backside of sensor die contacting header
US9159825B2 (en) 2010-10-12 2015-10-13 Silanna Semiconductor U.S.A., Inc. Double-sided vertical semiconductor device with thinned substrate
US9331098B2 (en) 2013-03-27 2016-05-03 Qualcomm Switch Corp. Semiconductor-on-insulator integrated circuit with reduced off-state capacitance
US9466536B2 (en) 2013-03-27 2016-10-11 Qualcomm Incorporated Semiconductor-on-insulator integrated circuit with back side gate
US9478507B2 (en) 2013-03-27 2016-10-25 Qualcomm Incorporated Integrated circuit assembly with faraday cage
US9664641B2 (en) 2013-07-29 2017-05-30 Honeywell International Inc. pH sensor with substrate or bonding layer configured to maintain piezoresistance of the ISFET die
US9671362B2 (en) 2013-07-29 2017-06-06 Honeywell International Inc. ph sensor with bonding agent disposed in a pattern
US9927392B2 (en) 2014-08-14 2018-03-27 Nxp Usa, Inc. Sensing field effect transistor devices, systems in which they are incorporated, and methods of their fabrication
US11011411B2 (en) * 2019-03-22 2021-05-18 International Business Machines Corporation Semiconductor wafer having integrated circuits with bottom local interconnects

Non-Patent Citations (25)

* Cited by examiner, † Cited by third party
Title
A. Bohg, J. Electrochem. Soc., Electrochem. Technol., pp. 401 402, Feb. 1971. *
A. Bohg, J. Electrochem. Soc., Electrochem. Technol., pp. 401-402, Feb. 1971.
A. Reisman et al., J. Electrochem. Soc., Solid State Science & Tech., pp. 1406 1415, (1979). *
A. Reisman et al., J. Electrochem. Soc., Solid State Science & Tech., pp. 1406-1415, (1979).
Ching Chang Wen, Graduate Dissertation, U. of Pa., pp. 19 and 36, (1979). *
Ching-Chang Wen, Graduate Dissertation, U. of Pa., pp. 19 and 36, (1979).
D. J. Ehrlich et al., IEEE Trans. On Components, Hybrids & Manufac. Tech., vol. CHMT 5, No. 4, pp. 520 521, (1982). *
D. J. Ehrlich et al., IEEE Trans. On Components, Hybrids & Manufac. Tech., vol. CHMT-5, No. 4, pp. 520-521, (1982).
H. S. Gamble et al., J. Electrochem. Soc., pp. 990 992, Apr. 1980. *
H. S. Gamble et al., J. Electrochem. Soc., pp. 990-992, Apr. 1980.
J. C. M. Huang et al., IEEE Proc. IEDM Meeting, Dec. 13 15, 1982, Pub. Jan. Feb. 1983. *
J. C. M. Huang et al., IEEE Proc. IEDM Meeting, Dec. 13-15, 1982, Pub. Jan.-Feb. 1983.
Jay N. Zemel, Research/Development, vol. 28, No. 4, pp. 38, 39, 41, 42, 44, (1977). *
L. A. D Asaro et al., IEEE Trans., vol. ED 25, No. 10, pp. 1218 1221, Oct. 1978. *
L. A. D'Asaro et al., IEEE Trans., vol. ED-25, No. 10, pp. 1218-1221, Oct. 1978.
P. Bergveld et al., Sensors and Actuators, 1, pp. 5 15, (1981). *
P. Bergveld et al., Sensors and Actuators, 1, pp. 5-15, (1981).
P. W. Cheung et al., "Theory, Design and Biomedical Applications of Solid State Sensors, pp. 91-115, (1978).
P. W. Cheung et al., Theory, Design and Biomedical Applications of Solid State Sensors, pp. 91 115, (1978). *
Roy A. Colclaser, "Microelectronics: Processing and Device Design", p. 198, (1980).
Roy A. Colclaser, Microelectronics: Processing and Device Design , p. 198, (1980). *
T. Matsuo et al., Sensors and Actuators, 1, pp. 77 96, (1981). *
T. Matsuo et al., Sensors and Actuators, 1, pp. 77-96, (1981).
T. O. Sedgwick et al., J. Electrochem. Soc., Solid State Science & Technol., pp. 1769 1771, Dec. 1972. *
T. O. Sedgwick et al., J. Electrochem. Soc., Solid State Science & Technol., pp. 1769-1771, Dec. 1972.

Cited By (130)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4650561A (en) * 1984-07-04 1987-03-17 Emi Limited Gas sensor
US4936956A (en) * 1984-11-23 1990-06-26 Massachusetts Institute Of Technology Microelectrochemical devices based on inorganic redox active material and method for sensing
US4789887A (en) * 1985-04-23 1988-12-06 Alpha Industries, Inc. Controlling oscillator
EP0215546A3 (en) * 1985-09-14 1989-06-21 Thorn Emi Plc Chemical-sensitive semiconductor device
EP0215546A2 (en) * 1985-09-14 1987-03-25 Thorn Emi Plc Chemical-sensitive semiconductor device
US4668374A (en) * 1986-07-07 1987-05-26 General Motors Corporation Gas sensor and method of fabricating same
US4851104A (en) * 1987-02-27 1989-07-25 General Signal Corporation Instrument for potentiometric electrochemical measurements
US4975175A (en) * 1987-03-27 1990-12-04 Isao Karube Miniaturized oxygen electrode and miniaturized biosensor and production process thereof
US4816130A (en) * 1987-07-02 1989-03-28 Becton, Dickinson And Company Blood electrolyte sensors including crosslinked polyetherurethane membranes
EP0299600A2 (en) * 1987-07-15 1989-01-18 Sri International Etching method for producing an electrochemical cell in a semi-conductor
EP0299600A3 (en) * 1987-07-15 1991-03-06 Sri International Etching method for producing an electrochemical cell in a semi-conductor
US5035791A (en) * 1987-07-24 1991-07-30 Eniricerche S.P.A. Ion sensor containing a selective organic membrane
EP0316799A1 (en) * 1987-11-13 1989-05-24 Nissan Motor Co., Ltd. Semiconductor device
US5122856A (en) * 1987-11-13 1992-06-16 Nissan Motor Co., Ltd. Semiconductor device
JPH0817177B2 (en) 1987-11-16 1996-02-21 日産自動車株式会社 Semiconductor device
JPH01129441A (en) * 1987-11-16 1989-05-22 Nissan Motor Co Ltd Semiconductor device
US4961833A (en) * 1988-03-31 1990-10-09 Kabushiki Kaisha Toshiba Field-effect transistor-type semiconductor sensor
US4879517A (en) * 1988-07-25 1989-11-07 General Signal Corporation Temperature compensation for potentiometrically operated ISFETS
WO1990001694A1 (en) * 1988-08-11 1990-02-22 Norbert Hampp Chemically sensitive transducer
US5039390A (en) * 1988-08-11 1991-08-13 Norbert Hampp Chemically sensitive transducer
US4885077A (en) * 1988-11-17 1989-12-05 Becton, Dickinson And Company Composite membrane, method for its preparation and electrolyte sensor including same
US5130265A (en) * 1988-12-23 1992-07-14 Eniricerche S.P.A. Process for obtaining a multifunctional, ion-selective-membrane sensor using a siloxanic prepolymer
US5389225A (en) * 1989-01-24 1995-02-14 Gas Research Institute Solid-state oxygen microsensor and thin structure therefor
US5068205A (en) * 1989-05-26 1991-11-26 General Signal Corporation Header mounted chemically sensitive ISFET and method of manufacture
US5321283A (en) * 1991-07-30 1994-06-14 Microwave Technology, Inc. High frequency JFET
US5420458A (en) * 1991-10-30 1995-05-30 Rohm Co., Ltd. Semiconductor device and method of manufacture thereof
US5478526A (en) * 1992-03-31 1995-12-26 Kabushiki Kaisha Toshiba Nozzle-type analysis apparatus
US5625209A (en) * 1992-08-26 1997-04-29 Texas Instruments Incorporated Silicon based sensor apparatus
US5693577A (en) * 1992-08-26 1997-12-02 Texas Instruments Incorporated Method of making a silicon based biomedical sensor
US5343071A (en) * 1993-04-28 1994-08-30 Raytheon Company Semiconductor structures having dual surface via holes
WO1995020243A1 (en) * 1994-01-19 1995-07-27 Honeywell, Inc. Electrostatic discharge protection of isfet sensors
US5407854A (en) * 1994-01-19 1995-04-18 General Signal Corporation ESD protection of ISFET sensors
US5414284A (en) * 1994-01-19 1995-05-09 Baxter; Ronald D. ESD Protection of ISFET sensors
US6020618A (en) * 1994-03-30 2000-02-01 Denso Corporation Semiconductor device in which thin silicon portions are formed by electrochemical stop etching method
US5665653A (en) * 1995-03-29 1997-09-09 Unifet, Incorporated Method for encapsulating an electrochemical sensor
US5814280A (en) * 1995-11-24 1998-09-29 Horiba, Ltd Semiconductor PH sensor and circuit and method of making same
US5674785A (en) * 1995-11-27 1997-10-07 Micron Technology, Inc. Method of producing a single piece package for semiconductor die
US5739585A (en) * 1995-11-27 1998-04-14 Micron Technology, Inc. Single piece package for semiconductor die
US6013948A (en) * 1995-11-27 2000-01-11 Micron Technology, Inc. Stackable chip scale semiconductor package with mating contacts on opposed surfaces
US6235554B1 (en) 1995-11-27 2001-05-22 Micron Technology, Inc. Method for fabricating stackable chip scale semiconductor package
US5739067A (en) * 1995-12-07 1998-04-14 Advanced Micro Devices, Inc. Method for forming active devices on and in exposed surfaces of both sides of a silicon wafer
US8049317B2 (en) 1995-12-19 2011-11-01 Round Rock Research, Llc Grid array packages
US20100155930A1 (en) * 1995-12-19 2010-06-24 Micron Technology, Inc. Stackable semiconductor device assemblies
US20060211174A1 (en) * 1995-12-19 2006-09-21 Moden Walter L Flip-chip adaptor package for bare die
US20080023853A1 (en) * 1995-12-19 2008-01-31 Micron Technology, Inc. Flip chip adaptor package for bare die
US8299598B2 (en) 1995-12-19 2012-10-30 Round Rock Research, Llc Grid array packages and assemblies including the same
US8198138B2 (en) 1995-12-19 2012-06-12 Round Rock Research, Llc Methods for providing and using grid array packages
US8164175B2 (en) 1995-12-19 2012-04-24 Round Rock Research, Llc Stackable semiconductor device assemblies
US7329945B2 (en) 1995-12-19 2008-02-12 Micron Technology, Inc. Flip-chip adaptor package for bare die
US7381591B2 (en) 1995-12-19 2008-06-03 Micron Technology, Inc. Flip-chip adaptor package for bare die
US20100148352A1 (en) * 1995-12-19 2010-06-17 Micron Technology, Inc. Grid array packages and assemblies including the same
US20050167850A1 (en) * 1995-12-19 2005-08-04 Moden Walter L. Flip-chip adaptor package for bare die
US20100155966A1 (en) * 1995-12-19 2010-06-24 Micron Technology, Inc. Grid array packages
US5833824A (en) * 1996-11-15 1998-11-10 Rosemount Analytical Inc. Dorsal substrate guarded ISFET sensor
WO1998032009A1 (en) * 1997-01-15 1998-07-23 University Of Warwick Gas-sensing semiconductor devices
US5944970A (en) * 1997-04-29 1999-08-31 Honeywell Inc. Solid state electrochemical sensors
WO1998049550A1 (en) * 1997-04-29 1998-11-05 Honeywell Inc. Solid state electrochemical sensors and methods of making the same
US5892252A (en) * 1998-02-05 1999-04-06 Motorola, Inc. Chemical sensing trench field effect transistor and method for same
US20100323475A1 (en) * 1998-02-06 2010-12-23 Tessera Technologies Hungary Kft.. Integrated circuit device
US9530945B2 (en) 1998-02-06 2016-12-27 Invensas Corporation Integrated circuit device
US7781240B2 (en) * 1998-02-06 2010-08-24 Tessera Technologies Hungary Kft. Integrated circuit device
US8592831B2 (en) 1998-02-06 2013-11-26 Invensas Corp. Integrated circuit device
US20070042562A1 (en) * 1998-02-06 2007-02-22 Tessera Technologies Hungary Kft. Integrated circuit device
US20070040180A1 (en) * 1998-02-06 2007-02-22 Tessera Technologies Hungary Kft. Integrated circuit device
US6034415A (en) * 1998-02-07 2000-03-07 Xemod, Inc. Lateral RF MOS device having a combined source structure
USRE43112E1 (en) 1998-05-04 2012-01-17 Round Rock Research, Llc Stackable ball grid array package
US6020629A (en) * 1998-06-05 2000-02-01 Micron Technology, Inc. Stacked semiconductor package and method of fabrication
US6614104B2 (en) 1998-06-05 2003-09-02 Micron Technology, Inc. Stackable semiconductor package having conductive layer and insulating layers
US6451624B1 (en) 1998-06-05 2002-09-17 Micron Technology, Inc. Stackable semiconductor package having conductive layer and insulating layers and method of fabrication
US6271056B1 (en) 1998-06-05 2001-08-07 Micron Technology, Inc. Stacked semiconductor package and method of fabrication
US6501165B1 (en) 1998-06-05 2002-12-31 Micron Technology, Inc. Stackable semiconductor package having conductive layer and insulating layers and method of fabrication
DE19846232A1 (en) * 1998-09-03 2000-03-09 Fraunhofer Ges Forschung Back face contacted semiconductor device, e.g. an ion-sensitive FET, is produced by metabolizing a back face contact hole for contacting a connection region or metallization level of a front face circuit structure
US6495454B2 (en) 1998-09-23 2002-12-17 Intel Corporation Substrate interconnect for power distribution on integrated circuits
US6355950B1 (en) * 1998-09-23 2002-03-12 Intel Corporation Substrate interconnect for power distribution on integrated circuits
US6387724B1 (en) 1999-02-26 2002-05-14 Dynamics Research Corporation Method of fabricating silicon-on-insulator sensor having silicon oxide sensing surface
WO2000051180A1 (en) * 1999-02-26 2000-08-31 Dynamics Research Corporation Silicon-on-insulator sensor having silicon oxide sensing surface, and manufacturing method therefor
WO2001014866A1 (en) * 1999-08-23 2001-03-01 Consejo Superior De Investigaciones Cientificas Silicon-based multisensor microsystem
ES2154241A1 (en) * 1999-08-23 2001-03-16 Consejo Superior Investigacion Silicon-based multisensor microsystem
US6434420B1 (en) 2000-01-31 2002-08-13 Integrated Biosensing Technologies Biopotential electrode sensory component
US6438413B1 (en) 2000-01-31 2002-08-20 Integrated Biosensing Technologies Biopotential sensor electrode system
US6434421B1 (en) 2000-01-31 2002-08-13 Integrated Biosensing Technologies Biopotential sensor electrode
EP1128433A2 (en) * 2000-02-23 2001-08-29 Giesecke & Devrient GmbH Method of connecting substrates of a vertically integrated circuit structure
EP1128433A3 (en) * 2000-02-23 2004-01-21 Giesecke & Devrient GmbH Method of connecting substrates of a vertically integrated circuit structure
DE10008386A1 (en) * 2000-02-23 2001-08-30 Giesecke & Devrient Gmbh Method for connecting substrates of a vertical, integrated circuit structure partitions a top substrate into a first subpart with a metallizing structure and a second silicon subpart with a circuit structure.
US7279112B2 (en) 2000-04-28 2007-10-09 Medtronic, Inc. Method of manufacture of smart microfluidic medical device with universal coating
US6592519B1 (en) * 2000-04-28 2003-07-15 Medtronic, Inc. Smart microfluidic device with universal coating
US6693024B2 (en) * 2001-06-08 2004-02-17 Infineon Technologies Ag Semiconductor component with a semiconductor body having a multiplicity of pores and method for fabricating
US6734386B1 (en) 2001-09-24 2004-05-11 Meissner Filtration Products, Inc. Method for rendering PVDF membrane hydrophilic
US6582992B2 (en) 2001-11-16 2003-06-24 Micron Technology, Inc. Stackable semiconductor package and wafer level fabrication method
US6611052B2 (en) 2001-11-16 2003-08-26 Micron Technology, Inc. Wafer level stackable semiconductor package
KR100477447B1 (en) * 2002-08-30 2005-03-22 재단법인 포항산업과학연구원 The system and the fabrication method for detection electrode for pH sensor using ion implantation
US20050072672A1 (en) * 2002-09-06 2005-04-07 Mettler-Toledo Gmbh Electrochemical sensor
US7241369B2 (en) * 2002-09-06 2007-07-10 Mettler-Toledo Ag Electrochemical sensor
US8057388B1 (en) 2003-04-25 2011-11-15 The United States Of America As Represented By The Secretary Of The Navy Microsensor array system
US7547929B2 (en) * 2004-10-15 2009-06-16 Renesas Technology Corp. Semiconductor HBT MMIC device and semiconductor module
US20060081879A1 (en) * 2004-10-15 2006-04-20 Kenichi Tanaka Semiconductor device and a manufacturing method thereof, and semiconductor module
EP1729121A1 (en) * 2005-05-30 2006-12-06 Mettler-Toledo AG Electrochemical sensor
CN101189507B (en) * 2005-05-30 2012-02-15 梅特勒-托利多公开股份有限公司 Electrochemical sensor
WO2006128804A1 (en) * 2005-05-30 2006-12-07 Mettler-Toledo Ag Electrochemical sensor
US20090108380A1 (en) * 2007-10-24 2009-04-30 Honeywell International Inc. Fet-based gas sensor system
US7802464B2 (en) 2007-10-24 2010-09-28 Honeywell International Inc. FET-based gas sensor system
US20100036278A1 (en) * 2008-08-05 2010-02-11 Rieth Harry T Apparatus, method and system for determining a physiological condition within a mammal
US20100036214A1 (en) * 2008-08-05 2010-02-11 Rieth Harry T Apparatus, method and system for determining a physiological condition within a mammal
US20100036279A1 (en) * 2008-08-05 2010-02-11 Rieth Harry T Apparatus, method and system for determining a physiological condition within a mammal
US20100036212A1 (en) * 2008-08-05 2010-02-11 Rieth Harry T Apparatus, method and system for determining a physiological condition within a mammal
US8308652B2 (en) 2008-08-05 2012-11-13 Ph Diagnostics, Inc. Apparatus, method and system for determining a physiological condition within a mammal
US20120231620A1 (en) * 2009-01-22 2012-09-13 Sony Corporation Semiconductor device and method of manufacturing the same
US9093316B2 (en) * 2009-01-22 2015-07-28 Sony Corporation Semiconductor device and method of manufacturing the same
US9159825B2 (en) 2010-10-12 2015-10-13 Silanna Semiconductor U.S.A., Inc. Double-sided vertical semiconductor device with thinned substrate
US20120088339A1 (en) * 2010-10-12 2012-04-12 Io Semiconductor, Inc. Vertical Semiconductor Device with Thinned Substrate
US8426888B2 (en) 2010-10-12 2013-04-23 Io Semiconductor, Inc. Vertical semiconductor device with thinned substrate
US20190386026A1 (en) * 2010-10-12 2019-12-19 Qualcomm Incorporated Vertical semiconductor device with thinned substrate
US10431598B2 (en) 2010-10-12 2019-10-01 Qualcomm Incorporated Vertical semiconductor device with thinned substrate
US8426258B2 (en) * 2010-10-12 2013-04-23 Io Semiconductor, Inc. Vertical semiconductor device with thinned substrate
US8928068B2 (en) 2010-10-12 2015-01-06 Silanna Semiconductor U.S.A., Inc. Vertical semiconductor device with thinned substrate
US10079230B2 (en) 2010-10-12 2018-09-18 Qualcomm Incorporated Double-sided vertical semiconductor device with thinned substrate
US9673219B2 (en) 2010-10-12 2017-06-06 Qualcomm Incorporated Vertical semiconductor device with thinned substrate
US9331098B2 (en) 2013-03-27 2016-05-03 Qualcomm Switch Corp. Semiconductor-on-insulator integrated circuit with reduced off-state capacitance
US9530796B2 (en) 2013-03-27 2016-12-27 Qualcomm Incorporated Semiconductor-on-insulator integrated circuit with interconnect below the insulator
US9478507B2 (en) 2013-03-27 2016-10-25 Qualcomm Incorporated Integrated circuit assembly with faraday cage
US9466536B2 (en) 2013-03-27 2016-10-11 Qualcomm Incorporated Semiconductor-on-insulator integrated circuit with back side gate
US10211167B2 (en) 2013-03-27 2019-02-19 Qualcomm Incorporated Methods of making integrated circuit assembly with faraday cage and including a conductive ring
US9664641B2 (en) 2013-07-29 2017-05-30 Honeywell International Inc. pH sensor with substrate or bonding layer configured to maintain piezoresistance of the ISFET die
US9671362B2 (en) 2013-07-29 2017-06-06 Honeywell International Inc. ph sensor with bonding agent disposed in a pattern
US9759679B2 (en) * 2014-02-07 2017-09-12 Honeywell International Inc. Fluid sensor with backside of sensor die contacting header
CN104833384B (en) * 2014-02-07 2018-11-06 霍尼韦尔国际公司 The fluid sensor that the back side of sensor chip is contacted with cover board
US20150226698A1 (en) * 2014-02-07 2015-08-13 Honeywell International Inc. Fluid sensor with backside of sensor die contacting header
CN104833384A (en) * 2014-02-07 2015-08-12 霍尼韦尔国际公司 Fluid sensor with backside of sensor die contacting header
US9927392B2 (en) 2014-08-14 2018-03-27 Nxp Usa, Inc. Sensing field effect transistor devices, systems in which they are incorporated, and methods of their fabrication
US11011411B2 (en) * 2019-03-22 2021-05-18 International Business Machines Corporation Semiconductor wafer having integrated circuits with bottom local interconnects

Similar Documents

Publication Publication Date Title
US4505799A (en) ISFET sensor and method of manufacture
US4354308A (en) Method for manufacture of a selective chemical sensitive FET transducer
US4961833A (en) Field-effect transistor-type semiconductor sensor
US5068205A (en) Header mounted chemically sensitive ISFET and method of manufacture
US4791465A (en) Field effect transistor type semiconductor sensor and method of manufacturing the same
US4437969A (en) Offset-gate chemical-sensitive field-effect transistors (OG-CHEMFETS) with electrolytically-programmable selectivity
US5944970A (en) Solid state electrochemical sensors
US4180771A (en) Chemical-sensitive field-effect transistor
EP0215546A2 (en) Chemical-sensitive semiconductor device
US3994009A (en) Stress sensor diaphragms over recessed substrates
US4232326A (en) Chemically sensitive field effect transistor having electrode connections
EP0149330B1 (en) Isfet sensor and method of manufacture
EP0235024B1 (en) Enzyme sensor and method of manufacture same
US5077229A (en) Monolithic chemical sensor of the chemfet type incorporating an ion-selective membrane and method of making the same
EP0397576A1 (en) Functional elemental device and fet sensor provided with the same
EP0211609A2 (en) Chemically sensitive semiconductor devices and their production
US4903099A (en) Field effect transistor for use as ion sensor
CA1250020A (en) Ambient sensing devices with isolation
EP0174712A2 (en) Semiconductor devices having electrically conductive paths
JPH0426432B2 (en)
JPH0452409B2 (en)
JPH0679009B2 (en) Chemical sensor
JPH0510830B2 (en)
JPH0625745B2 (en) Semiconductor sensor
JP2003066000A (en) Semiconductor chemical sensor

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 12