US4767722A - Method for making planar vertical channel DMOS structures - Google Patents
Method for making planar vertical channel DMOS structures Download PDFInfo
- Publication number
- US4767722A US4767722A US06/843,454 US84345486A US4767722A US 4767722 A US4767722 A US 4767722A US 84345486 A US84345486 A US 84345486A US 4767722 A US4767722 A US 4767722A
- Authority
- US
- United States
- Prior art keywords
- region
- forming
- conductive material
- groove
- conductivity type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title claims description 18
- 239000003989 dielectric material Substances 0.000 claims abstract description 8
- 239000004065 semiconductor Substances 0.000 claims description 25
- 239000000463 material Substances 0.000 claims description 12
- 238000005530 etching Methods 0.000 claims description 8
- 239000004020 conductor Substances 0.000 claims 28
- 238000004519 manufacturing process Methods 0.000 claims 2
- 239000011810 insulating material Substances 0.000 claims 1
- 210000000746 body region Anatomy 0.000 abstract description 25
- 239000000969 carrier Substances 0.000 abstract description 5
- 230000000873 masking effect Effects 0.000 abstract description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 18
- 239000000758 substrate Substances 0.000 description 15
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 9
- 239000000377 silicon dioxide Substances 0.000 description 9
- 235000012239 silicon dioxide Nutrition 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 5
- 229910052760 oxygen Inorganic materials 0.000 description 5
- 239000001301 oxygen Substances 0.000 description 5
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 239000002019 doping agent Substances 0.000 description 4
- 229920005591 polysilicon Polymers 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 150000002500 ions Chemical class 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 238000000137 annealing Methods 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- -1 boron ions Chemical class 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 238000010884 ion-beam technique Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000009471 action Effects 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 238000010420 art technique Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 230000001172 regenerating effect Effects 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000007858 starting material Substances 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7393—Insulated gate bipolar mode transistors, i.e. IGBT; IGT; COMFET
- H01L29/7395—Vertical transistors, e.g. vertical IGBT
- H01L29/7396—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions
- H01L29/7397—Vertical transistors, e.g. vertical IGBT with a non planar surface, e.g. with a non planar gate or with a trench or recess or pillar in the surface of the emitter, base or collector region for improving current density or short circuiting the emitter and base regions and a gate structure lying on a slanted or vertical surface or formed in a groove, e.g. trench gate IGBT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/74—Thyristor-type devices, e.g. having four-zone regenerative action
- H01L29/749—Thyristor-type devices, e.g. having four-zone regenerative action with turn-on by field effect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
Definitions
- This invention relates to a double diffused MOS (DMOS) transistor having a vertical channel region, and in particular to a planar DMOS transistor having a vertical gate.
- DMOS double diffused MOS
- FIG. 1 shows a cross section of a prior art N-channel DMOS power transistor.
- This prior art structure includes an N - epitaxial layer 11 formed on an N + silicon substrate 10.
- Gate oxide layer 16 is formed on epitaxial layer 11 and doped polysilicon gate 15 is formed on oxide layer 16.
- Oxide layer 9 covers gate 15.
- P-type body regions 12a and 12b are diffused into epitaxial layer 11, and N + source regions 13a and 13b are diffused into body regions 12a and 12b, respectively.
- Source regions 13a and 13b are electrically tied to body regions 12a and 12b by metal contacts 18 and 19, respectively. Contacts 18 and 19 are also electrically tied together. Regions 12c1 and 12c2 beneath gate 15 in body regions 12a and 12b, respectively, are channel regions. When the potential between gate 15 and source regions 13a and 13b is sufficiently high and with a positive voltage on drain contact 17, carriers flow laterally from source regions 13a and 13b through channel regions 12a and 12b, respectively, to drain region 11 and then vertically downward through drain region 11 and N + substrate 10 to drain contact 17, as indicated by arrows 20a and 20b in FIG. 1. P-channel DMOS transistors have a similar structure, but P-type and N-type regions are reversed, and a voltage of the opposite sign produces current flow.
- FIG. 2 shows a cross section of a prior art DMOS transistor with a U shaped gate extending into the epitaxial layer. This structure is due to Ueda et al. and is explained in more detail in A New Vertical Power MOSFET Structure with Extremely Reduced On-Resistance, IEEE TRANSACTIONS ON ELECTRON DEVICES, Vol. ED-32, NO. 1, January 1985, which is incorporated herein by reference.
- N - epitaxial layer 11 is again formed on N + substrate 10.
- a P-type dopant is diffused into epitaxial layer 11 and an N + -type dopant is diffused into a portion of the epitaxial layer that has been doped with a P-type dopant.
- Rectangular groove 23, having vertical walls, is then etched in the epitaxial layer using reactive ion beam etching, thereby creating P-type body regions 20 a and 20b and corresponding N + source regions 21a and 21b as shown in FIG. 2.
- Source regions 21a and 21b are electrically tied to body regions 20a and 20b, respectively, by metal contacts 18 and 19 which are also electrically tied together.
- a slight wet etch is then applied to smooth the surface of groove 23.
- Gate oxide 24 is formed in rectangular groove 23, and a U shaped polysilicon gate 25 is formed over gate oxide 24.
- the prior art structure of FIG. 2 has the advantage that when the gate to source potential is sufficient to turn on the transistor, carriers flow vertically from N + source regions 21a and 21b through channel regions 22c1 and 22c2 in body regions 20a and 20b, respectively, and continue to flow vertically downward through drain region 11 to N + substrate 10 and drain contact 17.
- the structure of FIG. 2 has a disadvantage in that it is difficult to fabricate because it requires the formation of a U-shaped gate and results in a transistor with a nonplanar surface.
- a DMOS device which has a vertical gate and a planar surface.
- the device has a flat surface for all masking steps while still allowing contact to be made to the vertical gate.
- a DMOS power transistor which has a drain region of a first conductivity type, a body region of a second conductivity type formed above the drain region, and a source region is first conductivity type.
- An upward opening rectangular groove extends downward through the source and body regions and into the drain region so that a first source region in a first body region lies on one side of the rectangular groove and a second source region in a second body region lies on the other side of the rectangular groove.
- the upward opening rectangular groove is lined with an upward opening dielectric region which is filled with the gate region so that a vertical gate is formed having a top surface which lies between the first and second source regions.
- An insulating layer is then formed over the above structure so that a transistor with a planar surface is obtained. In operation, carriers flow vertically between the source and drain regions.
- a semiconductor device having a vertical gate region is formed in a block of semiconductor material.
- the vertical gate region lies in an upward opening dielectric region which lines an upward opening rectangular groove.
- a source region of a first conductivity type is formed above a body region of a second conductivity type which lies above a drain region of a first conductivity type.
- the source, body and drain regions are all adjacent one vertical surface of the dielectric material.
- the top surface of the vertical gate region lies opposite the source region and the bottom surface of the gate region lies opposite the drain region.
- the second embodiment also includes an insulating layer formed over the gate, source and body regions resulting in a device with a planar top surface. Still other embodiments are described below.
- FIG. 1 shows a prior art N-channel DMOS transistor
- FIG. 2 shows a prior art DMOS transistor having vertical channel regions
- FIG. 3 shows one embodiment of the DMOS structure of the present invention
- FIGS. 4a through 4f show process steps in the formation of the transistor shown in FIG. 3;
- FIG. 5 shows a second embodiment of the DMOS transistor of the present invention
- FIG. 6 shows a third embodiment of the DMOS transistor of the present invention
- FIG. 7 shows a cross-section of an insulated gate transistor formed according to the present invention.
- FIG. 8 shows a cross-section of an MOS-gated silicon controlled rectifier formed according to the present invention.
- FIG. 9 shows a top view of one surface geometry employed by the present invention.
- FIG. 3 shows one embodiment of the vertical gate planar DMOS power transistor of the present invention.
- the process sequence for fabricating this N-channel transistor is shown in FIGS. 4a-4f.
- the vertical gate planar DMOS transistor of the present invention is a P-channel device.
- Substrate 10 shown in FIG. 4a is a silicon wafer doped with N-type impurities so that its resistivity is within the range of 0.005 to 0.1 ohm-cm (in one embodiment, 0.02 ohm-cm).
- An N-type epitaxial layer 11 having a resistivity between 0.2 and 100 ohm-cm (in one embodiment, 2.4 ohm-cm) is then grown on substrate 10 to a thickness between 6 and 150 microns (in one embodiment, 13.5 ⁇ ).
- Substrate 10 and epitaxial layer 11 typically have a [100] crystal orientation.
- a layer of dielectric material (not shown) is then formed over the wafer by heating the wafer in an oxygen atmosphere at about 900°-1200° C. to form a silicon dioxide layer approximately 1,000-10,000 ⁇ thick over the surface of the wafer.
- a body mask pattern is transferred to the surface of the silicon dioxide layer which exposes those regions of the silicon dioxide layer through which ions are implanted to form P region 20.
- P region 20 is formed by implanting boron ions at a dosage between 10 13 and 2 ⁇ 10 14 ions/cm 2 at an energy level between 40 and 120 KEV and then annealing the structure for approximately 4 to 12 hours in an atmosphere of oxygen or nitrogen.
- P region 20 typically ranges in depth from 2 to 4 microns.
- P region 20 may be formed using standard diffusion techniques.
- the wafer may then be etched to thin or remove the silicon dioxide formed during the annealing process. (If the oxide formed after the body diffusion is not too thick, i.e., it does not block the implant, no thinning etch is needed.)
- An N-type ion implantation is performed using arsenic or phosphorus ions at a dosage between 5 ⁇ 10 14 and 1 ⁇ 10 16 ions/cm 2 using an implant energy of 50 to 150 KEV.
- the wafer is then annealed at a temperature of 900°-1200° C. for approximately 0.5 to 3 hours in an atmosphere of oxygen and nitrogen to form N + source region 21 which typically ranges in depth from 1 to 2 microns.
- the silicon dioxide layer 30 is formed during the above source drive-in.
- a gate groove mask (not shown) is applied, and the SiO 2 layer is etched using buffered HF.
- gate dielectric layer 32 is then formed over the surfaces of the groove 31.
- gate dielectric layer 32 is silicon dioxide having a thickness in a range of 500-1000 ⁇ and is formed by heating the wafer in an oxygen ambient containing water at a temperature of 900°-1100° C. for 0.5 to two hours (in another embodiment, insulating layer 32 is a combination of silicon dioxide and silicon nitride which is either grown or deposited). The gate dielectric forms an inner, upward opening, rectangular groove 31*.
- Polysilicon layer 33 (shown in FIG. 4d) is then deposited using a low pressure chemical vapor deposition process (LPCVD) to a thickness sufficient to fill rectangular groove 31*.
- LPCVD low pressure chemical vapor deposition process
- polycrystalline silicon layer 33 is deposited with a thickness of 1-2 ⁇ m.
- Polycrystalline silicon layer 33 is doped either during deposition or subsequent to deposition, typically using phosphorus, so that it has a sheet resistance of between 30 and 50 ohms/square.
- layer 33 comprises a layer of silicide formed using conventional techniques to a depth sufficient to fill rectangular groove 31*.
- Polycrystalline silicon layer 33 is then subjected to a CF 4 etch or another etch technique without using a mask in the trenched area, groove 31*, (except for a mask (not shown) which may be placed at any convenient point along the length of groove 31 in order to keep a contact pad (not shown) to the to-be-formed gate 34 shown in FIG. 4e) in order to remove the polycrystalline silicon not in groove 31*.
- the portion of polycrystalline silicon layer 33 remaining in groove 31* after the CF 4 etch is denoted by 34 in FIG. 4e and serves as the gate of the vertical DMOS transistor.
- the etch is continued until top surface 34a lies 0.25-0.5 ⁇ m below the top surface of layer 30. This top surface depth is controlled by etch time past clearing the field.
- the etch must be terminated so that gate 34 overlaps N + regions 21a and 21b shown in FIG. 4f after the subsequent oxidizing step.
- the wafer is then oxidized in an atmosphere containing oxygen (which consumes a portion of polysilicon layer 33 in groove 31*) until the top surface of the oxidized portion 35 above gate 34 forms an essentially flat (planar) surface with the top surface of passivating layer 30 whose thickness may also be slightly increased during the formation of region 35.
- the etch to form surface 34a must be terminated sufficiently soon so that after the oxidation which forms silicon dioxide layer 35, the top portion of gate 34 overlaps N + source regions 21a and 21b (see FIG. 4f).
- the above structure has a flat surface for all masking steps while still allowing contact to be made to the gate region.
- the source/body contact shown schematically in FIG. 3 is fabricated using prior art techniques, and in cross section typically appears as shown in FIG. 1.
- FIG. 9 shows a top view of one surface geometry employed by this invention, namely, a square source and body region on a square gate grid 35.
- S denotes the locations of the source regions
- B the locations of the body regions
- G the locations of the gate regions.
- the dotted line shown in FIG. 9 corresponds to the cross section shown in FIG. 3.
- Another layout (not shown) the gate and source and body regions are interdigited.
- Another layout (not shown) has hexagonal source and body regions on an hexagonal gate grid.
- Still another layout employs square source and body regions on a hexagonal gate grid. The latter layout is more efficient than the others.
- Other source geometries include rectangles, circles and triangles.
- the structure shown in FIG. 3 reduces the total area requirement from 30% to 50% below that of the Ueda device shown in FIG. 2.
- FIG. 5 shows a cross section of an alternate embodiment of the invention in which a P - epitaxial layer 40 is formed on substrate 10 in place of N - epitaxial layer 11 and in which gate 34 in groove 31 reaches through to the N + substrate.
- the P - epitaxial layer serves as the body region of the transistor.
- This embodiment results in a transistor having a lower on resistance than the device shown in FIG. 4a by as much as a factor of 2 and a lower breakdown voltage (typically around 30 volts) than the device shown in FIG. 4a.
- FIG. 6 shows another alternate embodiment of the invention which is similar to the embodiment shown in FIG. 4f except that groove 31 is formed sufficiently deep so that gate 34 extends completely through the epitaxial layer 11 and into substrate region 10.
- This alternate embodiment also has a lower on resistance and a lower breakdown voltage (typically about 30 volts) than the device shown in FIG. 4a. This is acceptable in low voltage applications, for example, low voltage motors and Schottky diode replacements.
- MOS-gated devices such as an MOS-gated SCR or a MOS-gated conductivity modulated device.
- FIG. 7 shows a cross section of one embodiment for an insulated gate transistor.
- FIG. 8 shows a cross section of one embodiment for an MOS-gated silicon controlled rectifier.
- the silicon controlled rectifier shown in FIG. 8 is fabricated in the same manner as explained above for the transistor shown in FIG. 3 in connection with FIGS. 4a through 4f except that the starting material is a silicon substrate 41 heavily doped with P-type material, for example doped with Boron to a resistivity of 0.01 ohm-cm.
- silicon controlled rectifier 60 is switched on by appropriately biasing source/body terminal 50 (shown schematically in FIG. 8), which provides electrical contact to source regions 21a and 21b and body regions 20a and 20b, gate terminal 49, which contacts gate 34, and substrate contact 51. Gate contact 49 and substrate contact 51 are biased positive relative to source/body contact 50.
- MOSFET mode conduction is initiated by electrons flowing from source regions 21a and 21b through channel regions 22c1 and 22c2, respectively, to N - drain region 11.
- Drain region 11 also serves as the base for the PNP bipolar (junction) transistors comprising emitter region 20a, base 11, and collector region 41; and emitter region 20b, base 11, and collector region 41, respectively.
- PNP bipolar transistors comprising emitter region 20a, base 11, and collector region 41; and emitter region 20b, base 11, and collector region 41, respectively.
- the insulated gate transistor shown in FIG. 7 is similar to the structure shown in FIG. 8 except that in order to suppress thyristor action, the IGT shown in FIG. 7 is designed with narrow N + source regions 21a and 21b which reduce the lateral body resistance beneath the source regions.
- the Insulated Gate Transistor A New Three-Terminal MOS-Controlled Bipolar Power Device, IEEE Trans. on Electron Devices, Vol. ED-31 No. 6, June 1984, which is incorporated herein by reference.
- the width w' of N + source regions 21a and 21b in FIG. 7 is typically between 2 ⁇ m and 4 ⁇ m whereas the width w of N + source regions 21a and 21b in FIG. 8 is typically between 6 ⁇ m and 8 ⁇ m.
- the doping profile of the body regions beneath source regions 21a and 21b in FIG. 7 is also selected to reduce lateral body resistance beneath source regions 21a and 21b. See Blanchard, U.S. Pat. No. 4,345,265, issued Aug. 17, 1982, which is incorporated herein by reference.
- a low lateral body resistance beneath source regions 21a and 21b in FIG. 7 prevents the NPN transistor formed by source regions 21a and 21b, body regions 22c1 and 22c2, and the N-type drain region 11 from becoming active. As long as this NPN bipolar transistor does not turn on, the regenerative action characteristic of an SCR does not occur.
Abstract
Description
Claims (11)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/843,454 US4767722A (en) | 1986-03-24 | 1986-03-24 | Method for making planar vertical channel DMOS structures |
EP86308494A EP0238749A3 (en) | 1986-03-24 | 1986-10-31 | Groove gate unipolar and bipolar mos devices and method of manufacturing the same |
JP62068142A JP2662217B2 (en) | 1986-03-24 | 1987-03-24 | Vertical gate semiconductor device and method of manufacturing the same |
US07/235,842 US5034785A (en) | 1986-03-24 | 1988-08-24 | Planar vertical channel DMOS structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/843,454 US4767722A (en) | 1986-03-24 | 1986-03-24 | Method for making planar vertical channel DMOS structures |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US92968586A Division | 1986-03-24 | 1986-11-13 |
Publications (1)
Publication Number | Publication Date |
---|---|
US4767722A true US4767722A (en) | 1988-08-30 |
Family
ID=25290031
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US06/843,454 Expired - Lifetime US4767722A (en) | 1986-03-24 | 1986-03-24 | Method for making planar vertical channel DMOS structures |
Country Status (3)
Country | Link |
---|---|
US (1) | US4767722A (en) |
EP (1) | EP0238749A3 (en) |
JP (1) | JP2662217B2 (en) |
Cited By (99)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4881105A (en) * | 1988-06-13 | 1989-11-14 | International Business Machines Corporation | Integrated trench-transistor structure and fabrication process |
US4929991A (en) * | 1987-11-12 | 1990-05-29 | Siliconix Incorporated | Rugged lateral DMOS transistor structure |
WO1990011616A1 (en) * | 1989-03-21 | 1990-10-04 | Grumman Aerospace Corporation | Trench gate complimentary metal oxide semiconductor transistor |
WO1990011615A1 (en) * | 1989-03-21 | 1990-10-04 | Grumman Aerospace Corporation | Trench gate metal oxide semiconductor transistor |
US4967245A (en) * | 1988-03-14 | 1990-10-30 | Siliconix Incorporated | Trench power MOSFET device |
US4969027A (en) * | 1988-07-18 | 1990-11-06 | General Electric Company | Power bipolar transistor device with integral antisaturation diode |
US5021355A (en) * | 1989-05-22 | 1991-06-04 | International Business Machines Corporation | Method of fabricating cross-point lightly-doped drain-source trench transistor |
US5023196A (en) * | 1990-01-29 | 1991-06-11 | Motorola Inc. | Method for forming a MOSFET with substrate source contact |
US5034785A (en) * | 1986-03-24 | 1991-07-23 | Siliconix Incorporated | Planar vertical channel DMOS structure |
US5040043A (en) * | 1988-10-12 | 1991-08-13 | Nippon Telegraph And Telephone Corporation | Power semiconductor device |
US5072266A (en) * | 1988-12-27 | 1991-12-10 | Siliconix Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
US5082795A (en) * | 1986-12-05 | 1992-01-21 | General Electric Company | Method of fabricating a field effect semiconductor device having a self-aligned structure |
US5108938A (en) * | 1989-03-21 | 1992-04-28 | Grumman Aerospace Corporation | Method of making a trench gate complimentary metal oxide semiconductor transistor |
US5164325A (en) * | 1987-10-08 | 1992-11-17 | Siliconix Incorporated | Method of making a vertical current flow field effect transistor |
US5200637A (en) * | 1988-12-15 | 1993-04-06 | Kabushiki Kaisha Toshiba | MOS transistor and differential amplifier circuit with low offset |
US5212396A (en) * | 1983-11-30 | 1993-05-18 | Kabushiki Kaisha Toshiba | Conductivity modulated field effect transistor with optimized anode emitter and anode base impurity concentrations |
US5285094A (en) * | 1987-08-24 | 1994-02-08 | Hitachi, Ltd. | Vertical insulated gate semiconductor device with less influence from the parasitic bipolar effect |
US5326711A (en) * | 1993-01-04 | 1994-07-05 | Texas Instruments Incorporated | High performance high voltage vertical transistor and method of fabrication |
US5352915A (en) * | 1992-08-11 | 1994-10-04 | U.S. Philips Corporation | Semiconductor component having two integrated insulated gate field effect devices |
US5378655A (en) * | 1993-04-01 | 1995-01-03 | U.S. Philips Corporation | Method of manufacturing a semiconductor device comprising an insulated gate field effect device |
US5405794A (en) * | 1994-06-14 | 1995-04-11 | Philips Electronics North America Corporation | Method of producing VDMOS device of increased power density |
DE19507146A1 (en) * | 1994-07-06 | 1996-01-11 | Mitsubishi Electric Corp | Semiconductor device used as FET |
US5506421A (en) * | 1992-11-24 | 1996-04-09 | Cree Research, Inc. | Power MOSFET in silicon carbide |
US5508534A (en) * | 1994-02-24 | 1996-04-16 | Mitsubishi Denki Kabushiki Kaisha | Trench gate type insulated gate bipolar transistor |
US5514604A (en) * | 1993-12-08 | 1996-05-07 | General Electric Company | Vertical channel silicon carbide metal-oxide-semiconductor field effect transistor with self-aligned gate for microwave and power applications, and method of making |
US5723376A (en) * | 1994-06-23 | 1998-03-03 | Nippondenso Co., Ltd. | Method of manufacturing SiC semiconductor device having double oxide film formation to reduce film defects |
US5759920A (en) * | 1996-11-15 | 1998-06-02 | International Business Machines Corporation | Process for making doped polysilicon layers on sidewalls |
US5767546A (en) * | 1994-12-30 | 1998-06-16 | Siliconix Incorporated | Laternal power mosfet having metal strap layer to reduce distributed resistance |
US5770878A (en) * | 1996-04-10 | 1998-06-23 | Harris Corporation | Trench MOS gate device |
EP0853818A1 (en) * | 1995-08-21 | 1998-07-22 | SILICONIX Incorporated | Low voltage short channel trench dmos transistor |
US6043125A (en) * | 1994-12-30 | 2000-03-28 | Siliconix Incorporated | Method of fabricating vertical power MOSFET having low distributed resistance |
EP1014450A2 (en) * | 1998-11-25 | 2000-06-28 | Siliconix Incorporated | Trench MOSFET having improved breakdown and on-resistance characteristics and process for manufacturing the same |
US6090669A (en) * | 1995-10-09 | 2000-07-18 | Consorzio Per La Ricerca Sulla Microelectronics Nel Mezzogiorno | Fabrication method for high voltage devices with at least one deep edge ring |
US6103635A (en) * | 1997-10-28 | 2000-08-15 | Fairchild Semiconductor Corp. | Trench forming process and integrated circuit device including a trench |
US6137129A (en) * | 1998-01-05 | 2000-10-24 | International Business Machines Corporation | High performance direct coupled FET memory cell |
US6144066A (en) * | 1997-06-17 | 2000-11-07 | Sgs-Thomson Microelectronics S.A. | Protection of the logic well of a component including an integrated MOS power transistor |
US6238981B1 (en) * | 1999-05-10 | 2001-05-29 | Intersil Corporation | Process for forming MOS-gated devices having self-aligned trenches |
US6297531B2 (en) | 1998-01-05 | 2001-10-02 | International Business Machines Corporation | High performance, low power vertical integrated CMOS devices |
US6316299B1 (en) * | 1999-03-04 | 2001-11-13 | United Microelectronics Corp. | Formation of laterally diffused metal-oxide semiconductor device |
US6368921B1 (en) * | 1999-09-28 | 2002-04-09 | U.S. Philips Corporation | Manufacture of trench-gate semiconductor devices |
US6388305B1 (en) * | 1999-12-17 | 2002-05-14 | International Business Machines Corporation | Electrically programmable antifuses and methods for forming the same |
US6429481B1 (en) | 1997-11-14 | 2002-08-06 | Fairchild Semiconductor Corporation | Field effect transistor and method of its manufacture |
US6461918B1 (en) | 1999-12-20 | 2002-10-08 | Fairchild Semiconductor Corporation | Power MOS device with improved gate charge performance |
US6468866B2 (en) | 1995-10-30 | 2002-10-22 | Sgs-Thomson Microelectronics S.R.L. | Single feature size MOS technology power device |
US6492691B2 (en) | 1998-05-26 | 2002-12-10 | Stmicroelectronics S.R.L. | High integration density MOS technology power device structure |
US6531748B2 (en) | 2000-05-11 | 2003-03-11 | Infineon Technologies Ag | Semiconductor power component with a reduced parasitic bipolar transistor |
US6541818B2 (en) | 1998-12-18 | 2003-04-01 | Infineon Technologies Ag | Field-effect transistor configuration with a trench-shaped gate electrode and an additional highly doped layer in the body region |
US6548864B2 (en) | 1995-10-30 | 2003-04-15 | Sgs Thomson Microelectronics | High density MOS technology power device |
US20030085422A1 (en) * | 2001-09-05 | 2003-05-08 | International Rectifier Corp. | Trench fet with self aligned source and contact |
US6627499B2 (en) * | 2000-03-30 | 2003-09-30 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US6635535B2 (en) * | 2001-11-20 | 2003-10-21 | Fairchild Semiconductor Corporation | Dense trench MOSFET with decreased etch sensitivity to deposition and etch processing |
US20030213993A1 (en) * | 2002-05-14 | 2003-11-20 | Kyle Spring | Trench mosfet with field relief feature |
US20040070028A1 (en) * | 2002-10-15 | 2004-04-15 | Semiconductor Components Industries, Llc | Method of forming a low resistance semiconductor device and structure therefor |
US6737704B1 (en) | 1999-09-13 | 2004-05-18 | Shindengen Electric Manufacturing Co., Ltd. | Transistor and method of manufacturing the same |
US6750507B2 (en) * | 1999-04-22 | 2004-06-15 | Advanced Analogic Technologies, Inc. | Super-self-aligned trench-gated DMOS with reduced on-resistance |
US6781804B1 (en) | 1997-06-17 | 2004-08-24 | Sgs-Thomson Microelectronics S.A. | Protection of the logic well of a component including an integrated MOS power transistor |
US20040191996A1 (en) * | 2003-03-31 | 2004-09-30 | Masaru Takaishi | Method for manufacturing semiconductor device and semiconductor device |
US20050082608A1 (en) * | 1999-03-25 | 2005-04-21 | Renesas Technology Corp. | Semiconductor device and method for fabricating the same |
EP1536480A1 (en) * | 2003-11-28 | 2005-06-01 | STMicroelectronics S.r.l. | Semiconductor power device with insulated gate, trenchgate structure and corresponding manufacturing method |
US20050133861A1 (en) * | 2003-12-22 | 2005-06-23 | Matsushita Elecric Industrial Co., Ltd. | Vertical gate semiconductor device and method for fabricating the same |
US20050148173A1 (en) * | 2004-01-05 | 2005-07-07 | Fuja Shone | Non-volatile memory array having vertical transistors and manufacturing method thereof |
US20050167748A1 (en) * | 2004-01-21 | 2005-08-04 | Sanyo Electric Co., Ltd. | Insulated gate-type semiconductor device and manufacturing method of the same |
US20060124996A1 (en) * | 2004-12-14 | 2006-06-15 | Shuji Mizokuchi | Vertical trench gate transistor semiconductor device and method for fabricating the same |
US7078296B2 (en) | 2002-01-16 | 2006-07-18 | Fairchild Semiconductor Corporation | Self-aligned trench MOSFETs and methods for making the same |
US20060160310A1 (en) * | 2005-01-19 | 2006-07-20 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US20060157780A1 (en) * | 2005-01-19 | 2006-07-20 | Satoe Miyata | Semiconductor device and method for fabricating the same |
US20060166473A1 (en) * | 2001-10-17 | 2006-07-27 | Kocon Christopher B | Method of forming schottky diode with charge balance structure |
WO2007038365A2 (en) | 2005-09-23 | 2007-04-05 | Mears Technologies, Inc. | Field-effect semiconductor device including superlattice regions |
US20070090454A1 (en) * | 2005-10-26 | 2007-04-26 | Huang Chin D | Transistor device |
US7259411B1 (en) * | 2003-12-04 | 2007-08-21 | National Semiconductor Corporation | Vertical MOS transistor |
US7265416B2 (en) | 2002-02-23 | 2007-09-04 | Fairchild Korea Semiconductor Ltd. | High breakdown voltage low on-resistance lateral DMOS transistor |
US7265415B2 (en) | 2004-10-08 | 2007-09-04 | Fairchild Semiconductor Corporation | MOS-gated transistor with reduced miller capacitance |
US20070246790A1 (en) * | 2006-04-20 | 2007-10-25 | Micrel, Inc. | Transistor process using a double-epitaxial layer for reduced capacitance |
US7319256B1 (en) | 2006-06-19 | 2008-01-15 | Fairchild Semiconductor Corporation | Shielded gate trench FET with the shield and gate electrodes being connected together |
US20080012069A1 (en) * | 2006-07-12 | 2008-01-17 | Shuji Mizokuchi | Vertical gate semiconductor device and method for manufacturing the same |
US7345342B2 (en) | 2001-01-30 | 2008-03-18 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
US7352036B2 (en) | 2004-08-03 | 2008-04-01 | Fairchild Semiconductor Corporation | Semiconductor power device having a top-side drain using a sinker trench |
US20080081422A1 (en) * | 2006-09-28 | 2008-04-03 | Nec Electronics Corporation | Method of manufacturing semiconductor apparatus |
US7368777B2 (en) | 2003-12-30 | 2008-05-06 | Fairchild Semiconductor Corporation | Accumulation device with charge balance structure and method of forming the same |
US7385248B2 (en) | 2005-08-09 | 2008-06-10 | Fairchild Semiconductor Corporation | Shielded gate field effect transistor with improved inter-poly dielectric |
CN100395876C (en) * | 2003-09-16 | 2008-06-18 | 茂德科技股份有限公司 | Manufacturing method of power metal oxide semiconductor field-effect transistor |
US20090035900A1 (en) * | 2006-03-24 | 2009-02-05 | Paul Thorup | Method of Forming High Density Trench FET with Integrated Schottky Diode |
US20090039384A1 (en) * | 2007-03-09 | 2009-02-12 | Diodes, Inc. | Power rectifiers and method of making same |
US7504306B2 (en) | 2005-04-06 | 2009-03-17 | Fairchild Semiconductor Corporation | Method of forming trench gate field effect transistor with recessed mesas |
US20090085109A1 (en) * | 2007-09-27 | 2009-04-02 | Rohm Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
US20090114982A1 (en) * | 2006-09-15 | 2009-05-07 | Kikuo Saka | Semiconductor device and manufacturing method thereof |
US7576388B1 (en) | 2002-10-03 | 2009-08-18 | Fairchild Semiconductor Corporation | Trench-gate LDMOS structures |
US7582519B2 (en) | 2002-11-05 | 2009-09-01 | Fairchild Semiconductor Corporation | Method of forming a trench structure having one or more diodes embedded therein adjacent a PN junction |
US7638841B2 (en) | 2003-05-20 | 2009-12-29 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
US7772668B2 (en) | 2007-12-26 | 2010-08-10 | Fairchild Semiconductor Corporation | Shielded gate trench FET with multiple channels |
US8049276B2 (en) | 2009-06-12 | 2011-11-01 | Fairchild Semiconductor Corporation | Reduced process sensitivity of electrode-semiconductor rectifiers |
US8148749B2 (en) | 2009-02-19 | 2012-04-03 | Fairchild Semiconductor Corporation | Trench-shielded semiconductor device |
US20120091474A1 (en) * | 2010-10-13 | 2012-04-19 | NuPGA Corporation | Novel semiconductor and optoelectronic devices |
US8174067B2 (en) | 2008-12-08 | 2012-05-08 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8227855B2 (en) | 2009-02-09 | 2012-07-24 | Fairchild Semiconductor Corporation | Semiconductor devices with stable and controlled avalanche characteristics and methods of fabricating the same |
US8304829B2 (en) | 2008-12-08 | 2012-11-06 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8319290B2 (en) | 2010-06-18 | 2012-11-27 | Fairchild Semiconductor Corporation | Trench MOS barrier schottky rectifier with a planar surface using CMP techniques |
US8629020B2 (en) | 2010-10-25 | 2014-01-14 | Electronics & Telecommunications Research Institute | Semiconductor device and method of fabricating the same |
EP3671859A1 (en) | 2018-12-20 | 2020-06-24 | IMEC vzw | A vertical isolated gate field effect transistor integrated in a semiconductor chip |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01134803A (en) * | 1987-11-20 | 1989-05-26 | Koito Mfg Co Ltd | Automobile head light |
JP2647884B2 (en) * | 1988-01-27 | 1997-08-27 | 株式会社日立製作所 | Method for manufacturing semiconductor device |
JPH02100368A (en) * | 1988-10-06 | 1990-04-12 | Fuji Electric Co Ltd | Vertical insulated gate type transistor |
JP2689606B2 (en) * | 1989-05-24 | 1997-12-10 | 富士電機株式会社 | Method for manufacturing insulated gate field effect transistor |
US5168331A (en) * | 1991-01-31 | 1992-12-01 | Siliconix Incorporated | Power metal-oxide-semiconductor field effect transistor |
US5227653A (en) * | 1991-08-07 | 1993-07-13 | North American Philips Corp. | Lateral trench-gate bipolar transistors |
US5558313A (en) * | 1992-07-24 | 1996-09-24 | Siliconix Inorporated | Trench field effect transistor with reduced punch-through susceptibility and low RDSon |
US5468982A (en) * | 1994-06-03 | 1995-11-21 | Siliconix Incorporated | Trenched DMOS transistor with channel block at cell trench corners |
JP2002270840A (en) * | 2001-03-09 | 2002-09-20 | Toshiba Corp | Power mosfet |
JP2002280553A (en) * | 2001-03-19 | 2002-09-27 | Toshiba Corp | Semiconductor device and method for manufacturing the same |
US6569738B2 (en) * | 2001-07-03 | 2003-05-27 | Siliconix, Inc. | Process for manufacturing trench gated MOSFET having drain/drift region |
US9685524B2 (en) | 2005-03-11 | 2017-06-20 | Vishay-Siliconix | Narrow semiconductor trench structure |
TWI489557B (en) * | 2005-12-22 | 2015-06-21 | Vishay Siliconix | High mobility p-channel trench and planar depletion-mode power metal-oxide semiconductor field-effect transistors |
US8409954B2 (en) | 2006-03-21 | 2013-04-02 | Vishay-Silconix | Ultra-low drain-source resistance power MOSFET |
JP2009177221A (en) * | 2009-05-15 | 2009-08-06 | Seiko Instruments Inc | Method for manufacturing vertical mos transistor |
US9412883B2 (en) | 2011-11-22 | 2016-08-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus for MOS capacitors in replacement gate process |
CN109841674B (en) * | 2017-11-29 | 2020-08-28 | 株洲中车时代电气股份有限公司 | Trench gate IGBT with improved emitter structure |
Citations (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3398339A (en) * | 1966-10-19 | 1968-08-20 | Sprague Electric Co | Electrical capacitors having insulated extended tabs |
US3412297A (en) * | 1965-12-16 | 1968-11-19 | United Aircraft Corp | Mos field-effect transistor with a onemicron vertical channel |
US3500139A (en) * | 1967-03-16 | 1970-03-10 | Philips Corp | Integrated circuit utilizing dielectric plus junction isolation |
US3518509A (en) * | 1966-06-17 | 1970-06-30 | Int Standard Electric Corp | Complementary field-effect transistors on common substrate by multiple epitaxy techniques |
JPS53149771A (en) * | 1977-06-01 | 1978-12-27 | Matsushita Electric Ind Co Ltd | Mis-type semiconductor device and its manufacture |
JPS55146976A (en) * | 1979-05-02 | 1980-11-15 | Nec Corp | Insulating gate field effect transistor |
US4344081A (en) * | 1980-04-14 | 1982-08-10 | Supertex, Inc. | Combined DMOS and a vertical bipolar transistor device and fabrication method therefor |
US4345265A (en) * | 1980-04-14 | 1982-08-17 | Supertex, Inc. | MOS Power transistor with improved high-voltage capability |
US4353086A (en) * | 1980-05-07 | 1982-10-05 | Bell Telephone Laboratories, Incorporated | Silicon integrated circuits |
US4364074A (en) * | 1980-06-12 | 1982-12-14 | International Business Machines Corporation | V-MOS Device with self-aligned multiple electrodes |
JPS583287A (en) * | 1981-06-30 | 1983-01-10 | Fujitsu Ltd | Vertical cylindrical mos field effect transistor |
US4374455A (en) * | 1979-10-30 | 1983-02-22 | Rca Corporation | Method for manufacturing a vertical, grooved MOSFET |
JPS5850752A (en) * | 1981-09-21 | 1983-03-25 | Fujitsu Ltd | Manufacture of semiconductor device |
JPS5965447A (en) * | 1982-10-06 | 1984-04-13 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor device |
US4454646A (en) * | 1981-08-27 | 1984-06-19 | International Business Machines Corporation | Isolation for high density integrated circuits |
US4454647A (en) * | 1981-08-27 | 1984-06-19 | International Business Machines Corporation | Isolation for high density integrated circuits |
JPS59108325A (en) * | 1982-12-13 | 1984-06-22 | Fujitsu Ltd | Manufacture of semiconductor device |
US4455740A (en) * | 1979-12-07 | 1984-06-26 | Tokyo Shibaura Denki Kabushiki Kaisha | Method of manufacturing a self-aligned U-MOS semiconductor device |
US4509249A (en) * | 1982-09-29 | 1985-04-09 | Fujitsu Ltd. | Method for fabricating isolation region in semiconductor devices |
US4520552A (en) * | 1980-04-14 | 1985-06-04 | Thomson-Csf | Semiconductor device with deep grip accessible via the surface and process for manufacturing same |
US4528047A (en) * | 1984-06-25 | 1985-07-09 | International Business Machines Corporation | Method for forming a void free isolation structure utilizing etch and refill techniques |
US4546367A (en) * | 1982-06-21 | 1985-10-08 | Eaton Corporation | Lateral bidirectional notch FET with extended gate insulator |
US4554728A (en) * | 1984-06-27 | 1985-11-26 | International Business Machines Corporation | Simplified planarization process for polysilicon filled trenches |
EP0164095A2 (en) * | 1984-06-08 | 1985-12-11 | Eaton Corporation | Vertical bidirectional stacked power fet |
US4571815A (en) * | 1981-11-23 | 1986-02-25 | General Electric Company | Method of making vertical channel field controlled device employing a recessed gate structure |
US4582565A (en) * | 1983-08-15 | 1986-04-15 | Oki Electric Company Industry, Ltd. | Method of manufacturing integrated semiconductor circuit devices |
US4593302A (en) * | 1980-08-18 | 1986-06-03 | International Rectifier Corporation | Process for manufacture of high power MOSFET with laterally distributed high carrier density beneath the gate oxide |
US4596999A (en) * | 1983-03-31 | 1986-06-24 | Bbc Brown, Boveri & Company, Ltd. | Power semiconductor component and process for its manufacture |
US4631803A (en) * | 1985-02-14 | 1986-12-30 | Texas Instruments Incorporated | Method of fabricating defect free trench isolation devices |
US4639754A (en) * | 1985-02-25 | 1987-01-27 | Rca Corporation | Vertical MOSFET with diminished bipolar effects |
US4680853A (en) * | 1980-08-18 | 1987-07-21 | International Rectifier Corporation | Process for manufacture of high power MOSFET with laterally distributed high carrier density beneath the gate oxide |
US4682405A (en) * | 1985-07-22 | 1987-07-28 | Siliconix Incorporated | Methods for forming lateral and vertical DMOS transistors |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5439579A (en) * | 1977-09-02 | 1979-03-27 | Fujitsu Ltd | Semiconductor device of field effect type |
NL7905402A (en) * | 1978-10-05 | 1980-04-09 | American Micro Syst | U-MOS SEMICONDUCTOR DEVICE. |
JPH06101566B2 (en) * | 1984-04-25 | 1994-12-12 | 株式会社日立製作所 | Vertical field effect transistor |
JPS58164265A (en) * | 1982-03-23 | 1983-09-29 | Fujitsu Ltd | Semiconductor device and manufacture thereof |
JPS603157A (en) * | 1983-06-21 | 1985-01-09 | Matsushita Electronics Corp | Manufacture of semiconductor device |
EP0159663A3 (en) * | 1984-04-26 | 1987-09-23 | General Electric Company | High-density v-groove mos-controlled thyristors, insulated-gate transistors, and mosfets, and methods for fabrication |
-
1986
- 1986-03-24 US US06/843,454 patent/US4767722A/en not_active Expired - Lifetime
- 1986-10-31 EP EP86308494A patent/EP0238749A3/en not_active Withdrawn
-
1987
- 1987-03-24 JP JP62068142A patent/JP2662217B2/en not_active Expired - Lifetime
Patent Citations (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3412297A (en) * | 1965-12-16 | 1968-11-19 | United Aircraft Corp | Mos field-effect transistor with a onemicron vertical channel |
US3518509A (en) * | 1966-06-17 | 1970-06-30 | Int Standard Electric Corp | Complementary field-effect transistors on common substrate by multiple epitaxy techniques |
US3398339A (en) * | 1966-10-19 | 1968-08-20 | Sprague Electric Co | Electrical capacitors having insulated extended tabs |
US3500139A (en) * | 1967-03-16 | 1970-03-10 | Philips Corp | Integrated circuit utilizing dielectric plus junction isolation |
JPS53149771A (en) * | 1977-06-01 | 1978-12-27 | Matsushita Electric Ind Co Ltd | Mis-type semiconductor device and its manufacture |
JPS55146976A (en) * | 1979-05-02 | 1980-11-15 | Nec Corp | Insulating gate field effect transistor |
US4374455A (en) * | 1979-10-30 | 1983-02-22 | Rca Corporation | Method for manufacturing a vertical, grooved MOSFET |
US4455740A (en) * | 1979-12-07 | 1984-06-26 | Tokyo Shibaura Denki Kabushiki Kaisha | Method of manufacturing a self-aligned U-MOS semiconductor device |
US4520552A (en) * | 1980-04-14 | 1985-06-04 | Thomson-Csf | Semiconductor device with deep grip accessible via the surface and process for manufacturing same |
US4345265A (en) * | 1980-04-14 | 1982-08-17 | Supertex, Inc. | MOS Power transistor with improved high-voltage capability |
US4344081A (en) * | 1980-04-14 | 1982-08-10 | Supertex, Inc. | Combined DMOS and a vertical bipolar transistor device and fabrication method therefor |
US4353086A (en) * | 1980-05-07 | 1982-10-05 | Bell Telephone Laboratories, Incorporated | Silicon integrated circuits |
US4364074A (en) * | 1980-06-12 | 1982-12-14 | International Business Machines Corporation | V-MOS Device with self-aligned multiple electrodes |
US4680853A (en) * | 1980-08-18 | 1987-07-21 | International Rectifier Corporation | Process for manufacture of high power MOSFET with laterally distributed high carrier density beneath the gate oxide |
US4593302B1 (en) * | 1980-08-18 | 1998-02-03 | Int Rectifier Corp | Process for manufacture of high power mosfet laterally distributed high carrier density beneath the gate oxide |
US4593302A (en) * | 1980-08-18 | 1986-06-03 | International Rectifier Corporation | Process for manufacture of high power MOSFET with laterally distributed high carrier density beneath the gate oxide |
JPS583287A (en) * | 1981-06-30 | 1983-01-10 | Fujitsu Ltd | Vertical cylindrical mos field effect transistor |
US4454647A (en) * | 1981-08-27 | 1984-06-19 | International Business Machines Corporation | Isolation for high density integrated circuits |
US4454646A (en) * | 1981-08-27 | 1984-06-19 | International Business Machines Corporation | Isolation for high density integrated circuits |
JPS5850752A (en) * | 1981-09-21 | 1983-03-25 | Fujitsu Ltd | Manufacture of semiconductor device |
US4571815A (en) * | 1981-11-23 | 1986-02-25 | General Electric Company | Method of making vertical channel field controlled device employing a recessed gate structure |
US4546367A (en) * | 1982-06-21 | 1985-10-08 | Eaton Corporation | Lateral bidirectional notch FET with extended gate insulator |
US4509249A (en) * | 1982-09-29 | 1985-04-09 | Fujitsu Ltd. | Method for fabricating isolation region in semiconductor devices |
JPS5965447A (en) * | 1982-10-06 | 1984-04-13 | Matsushita Electric Ind Co Ltd | Manufacture of semiconductor device |
JPS59108325A (en) * | 1982-12-13 | 1984-06-22 | Fujitsu Ltd | Manufacture of semiconductor device |
US4596999A (en) * | 1983-03-31 | 1986-06-24 | Bbc Brown, Boveri & Company, Ltd. | Power semiconductor component and process for its manufacture |
US4582565A (en) * | 1983-08-15 | 1986-04-15 | Oki Electric Company Industry, Ltd. | Method of manufacturing integrated semiconductor circuit devices |
EP0164095A2 (en) * | 1984-06-08 | 1985-12-11 | Eaton Corporation | Vertical bidirectional stacked power fet |
US4528047A (en) * | 1984-06-25 | 1985-07-09 | International Business Machines Corporation | Method for forming a void free isolation structure utilizing etch and refill techniques |
US4554728A (en) * | 1984-06-27 | 1985-11-26 | International Business Machines Corporation | Simplified planarization process for polysilicon filled trenches |
US4631803A (en) * | 1985-02-14 | 1986-12-30 | Texas Instruments Incorporated | Method of fabricating defect free trench isolation devices |
US4639754A (en) * | 1985-02-25 | 1987-01-27 | Rca Corporation | Vertical MOSFET with diminished bipolar effects |
US4682405A (en) * | 1985-07-22 | 1987-07-28 | Siliconix Incorporated | Methods for forming lateral and vertical DMOS transistors |
Non-Patent Citations (12)
Title |
---|
Ammar et al., "UMOS Transistors on (110) Silicon", IEEE Transactions on Electron Devices, vol. ED-27, No. 5, May 1980, pp. 907-914. |
Ammar et al., UMOS Transistors on (110) Silicon , IEEE Transactions on Electron Devices, vol. ED 27, No. 5, May 1980, pp. 907 914. * |
Baliga, "The Insulated Gate Transistor: A New Three-Terminal MOS Controlled Dipolar Power Device, IEEE Trans. on Elect. Dev., vol. Ed. 31, Jun. 84, pp. 821-828. |
Baliga, The Insulated Gate Transistor: A New Three Terminal MOS Controlled Dipolar Power Device, IEEE Trans. on Elect. Dev., vol. Ed. 31, Jun. 84, pp. 821 828. * |
Ghandhi, "VLSI Fabrication Principles", John Wiley & Sons, N.Y., 1983, pp. 582-585. |
Ghandhi, VLSI Fabrication Principles , John Wiley & Sons, N.Y., 1983, pp. 582 585. * |
Pshaenich, "MOS Thyristor Improves Power-Switching Circuits", Electronic Design, May 12, 1983, pp. 165-170. |
Pshaenich, MOS Thyristor Improves Power Switching Circuits , Electronic Design, May 12, 1983, pp. 165 170. * |
Rung et al., "Deep Trench Isolated CMOS Devices", IEDM 1982, pp. 237-240. |
Rung et al., Deep Trench Isolated CMOS Devices , IEDM 1982, pp. 237 240. * |
Ueda, `A New Vertical Power MOSFET Structure with Extremely Reduced On-Resistance,` IEEE Tras. on Electron Devices, vol. Ed. 32, No. 1, Jan. 85, pp. 2-6. |
Ueda, A New Vertical Power MOSFET Structure with Extremely Reduced On Resistance, IEEE Tras. on Electron Devices, vol. Ed. 32, No. 1, Jan. 85, pp. 2 6. * |
Cited By (211)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5212396A (en) * | 1983-11-30 | 1993-05-18 | Kabushiki Kaisha Toshiba | Conductivity modulated field effect transistor with optimized anode emitter and anode base impurity concentrations |
US5034785A (en) * | 1986-03-24 | 1991-07-23 | Siliconix Incorporated | Planar vertical channel DMOS structure |
US5082795A (en) * | 1986-12-05 | 1992-01-21 | General Electric Company | Method of fabricating a field effect semiconductor device having a self-aligned structure |
US5285094A (en) * | 1987-08-24 | 1994-02-08 | Hitachi, Ltd. | Vertical insulated gate semiconductor device with less influence from the parasitic bipolar effect |
US5164325A (en) * | 1987-10-08 | 1992-11-17 | Siliconix Incorporated | Method of making a vertical current flow field effect transistor |
US5576245A (en) * | 1987-10-08 | 1996-11-19 | Siliconix Incorporated | Method of making vertical current flow field effect transistor |
US4929991A (en) * | 1987-11-12 | 1990-05-29 | Siliconix Incorporated | Rugged lateral DMOS transistor structure |
US4967245A (en) * | 1988-03-14 | 1990-10-30 | Siliconix Incorporated | Trench power MOSFET device |
US4881105A (en) * | 1988-06-13 | 1989-11-14 | International Business Machines Corporation | Integrated trench-transistor structure and fabrication process |
US4969027A (en) * | 1988-07-18 | 1990-11-06 | General Electric Company | Power bipolar transistor device with integral antisaturation diode |
US5040043A (en) * | 1988-10-12 | 1991-08-13 | Nippon Telegraph And Telephone Corporation | Power semiconductor device |
US5200637A (en) * | 1988-12-15 | 1993-04-06 | Kabushiki Kaisha Toshiba | MOS transistor and differential amplifier circuit with low offset |
US6627950B1 (en) | 1988-12-27 | 2003-09-30 | Siliconix, Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
US5298442A (en) * | 1988-12-27 | 1994-03-29 | Siliconix Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
US5072266A (en) * | 1988-12-27 | 1991-12-10 | Siliconix Incorporated | Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry |
WO1990011615A1 (en) * | 1989-03-21 | 1990-10-04 | Grumman Aerospace Corporation | Trench gate metal oxide semiconductor transistor |
WO1990011616A1 (en) * | 1989-03-21 | 1990-10-04 | Grumman Aerospace Corporation | Trench gate complimentary metal oxide semiconductor transistor |
US5108938A (en) * | 1989-03-21 | 1992-04-28 | Grumman Aerospace Corporation | Method of making a trench gate complimentary metal oxide semiconductor transistor |
US5021355A (en) * | 1989-05-22 | 1991-06-04 | International Business Machines Corporation | Method of fabricating cross-point lightly-doped drain-source trench transistor |
US5023196A (en) * | 1990-01-29 | 1991-06-11 | Motorola Inc. | Method for forming a MOSFET with substrate source contact |
US5352915A (en) * | 1992-08-11 | 1994-10-04 | U.S. Philips Corporation | Semiconductor component having two integrated insulated gate field effect devices |
US5506421A (en) * | 1992-11-24 | 1996-04-09 | Cree Research, Inc. | Power MOSFET in silicon carbide |
US5326711A (en) * | 1993-01-04 | 1994-07-05 | Texas Instruments Incorporated | High performance high voltage vertical transistor and method of fabrication |
US5378655A (en) * | 1993-04-01 | 1995-01-03 | U.S. Philips Corporation | Method of manufacturing a semiconductor device comprising an insulated gate field effect device |
US5514604A (en) * | 1993-12-08 | 1996-05-07 | General Electric Company | Vertical channel silicon carbide metal-oxide-semiconductor field effect transistor with self-aligned gate for microwave and power applications, and method of making |
US5508534A (en) * | 1994-02-24 | 1996-04-16 | Mitsubishi Denki Kabushiki Kaisha | Trench gate type insulated gate bipolar transistor |
US5405794A (en) * | 1994-06-14 | 1995-04-11 | Philips Electronics North America Corporation | Method of producing VDMOS device of increased power density |
US5723376A (en) * | 1994-06-23 | 1998-03-03 | Nippondenso Co., Ltd. | Method of manufacturing SiC semiconductor device having double oxide film formation to reduce film defects |
DE19507146A1 (en) * | 1994-07-06 | 1996-01-11 | Mitsubishi Electric Corp | Semiconductor device used as FET |
US6159841A (en) * | 1994-12-30 | 2000-12-12 | Siliconix Incorporated | Method of fabricating lateral power MOSFET having metal strap layer to reduce distributed resistance |
US5767546A (en) * | 1994-12-30 | 1998-06-16 | Siliconix Incorporated | Laternal power mosfet having metal strap layer to reduce distributed resistance |
US5945709A (en) * | 1994-12-30 | 1999-08-31 | Siliconix Incorporated | Integrated circuit die having thick bus to reduce distributed resistance |
US6066877A (en) * | 1994-12-30 | 2000-05-23 | Siliconix Incorporated | Vertical power MOSFET having thick metal layer to reduce distributed resistance |
US6043125A (en) * | 1994-12-30 | 2000-03-28 | Siliconix Incorporated | Method of fabricating vertical power MOSFET having low distributed resistance |
EP0853818A1 (en) * | 1995-08-21 | 1998-07-22 | SILICONIX Incorporated | Low voltage short channel trench dmos transistor |
EP0853818A4 (en) * | 1995-08-21 | 1998-11-11 | Siliconix Inc | Low voltage short channel trench dmos transistor |
US6090669A (en) * | 1995-10-09 | 2000-07-18 | Consorzio Per La Ricerca Sulla Microelectronics Nel Mezzogiorno | Fabrication method for high voltage devices with at least one deep edge ring |
US6566690B2 (en) | 1995-10-30 | 2003-05-20 | Sgs Thomson Microelectronics S.R.L. | Single feature size MOS technology power device |
US6548864B2 (en) | 1995-10-30 | 2003-04-15 | Sgs Thomson Microelectronics | High density MOS technology power device |
US6468866B2 (en) | 1995-10-30 | 2002-10-22 | Sgs-Thomson Microelectronics S.R.L. | Single feature size MOS technology power device |
US5770878A (en) * | 1996-04-10 | 1998-06-23 | Harris Corporation | Trench MOS gate device |
US6368920B1 (en) | 1996-04-10 | 2002-04-09 | Fairchild Semiconductor Corporation | Trench MOS gate device |
US5759920A (en) * | 1996-11-15 | 1998-06-02 | International Business Machines Corporation | Process for making doped polysilicon layers on sidewalls |
US6144066A (en) * | 1997-06-17 | 2000-11-07 | Sgs-Thomson Microelectronics S.A. | Protection of the logic well of a component including an integrated MOS power transistor |
US6781804B1 (en) | 1997-06-17 | 2004-08-24 | Sgs-Thomson Microelectronics S.A. | Protection of the logic well of a component including an integrated MOS power transistor |
US6103635A (en) * | 1997-10-28 | 2000-08-15 | Fairchild Semiconductor Corp. | Trench forming process and integrated circuit device including a trench |
US20100112767A1 (en) * | 1997-11-14 | 2010-05-06 | Brian Sze-Ki Mo | Method of Manufacturing a Trench Transistor Having a Heavy Body Region |
US6828195B2 (en) | 1997-11-14 | 2004-12-07 | Fairchild Semiconductor Corporation | Method of manufacturing a trench transistor having a heavy body region |
US7696571B2 (en) | 1997-11-14 | 2010-04-13 | Fairchild Semiconductor Corporation | Method of manufacturing a trench transistor having a heavy body region |
US6429481B1 (en) | 1997-11-14 | 2002-08-06 | Fairchild Semiconductor Corporation | Field effect transistor and method of its manufacture |
US8476133B2 (en) | 1997-11-14 | 2013-07-02 | Fairchild Semiconductor Corporation | Method of manufacture and structure for a trench transistor having a heavy body region |
US7736978B2 (en) | 1997-11-14 | 2010-06-15 | Fairchild Semiconductor Corporation | Method of manufacturing a trench transistor having a heavy body region |
US20050079676A1 (en) * | 1997-11-14 | 2005-04-14 | Fairchild Semiconductor Corporation | Method of manufacturing a trench transistor having a heavy body region |
US7148111B2 (en) | 1997-11-14 | 2006-12-12 | Fairchild Semiconductor Corporation | Method of manufacturing a trench transistor having a heavy body region |
US20100264487A1 (en) * | 1997-11-14 | 2010-10-21 | Brian Sze-Ki Mo | Method of Manufacturing a Trench Transistor Having a Heavy Body Region |
US20040145015A1 (en) * | 1997-11-14 | 2004-07-29 | Fairchild Semiconductor Corporation | Field effect transistor and method of its manufacture |
US20090134458A1 (en) * | 1997-11-14 | 2009-05-28 | Brian Sze-Ki Mo | Method of Manufacturing a Trench Transistor Having a Heavy Body Region |
US20070042551A1 (en) * | 1997-11-14 | 2007-02-22 | Mo Brian S | Method of manufacturing a trench transistor having a heavy body region |
US6710406B2 (en) | 1997-11-14 | 2004-03-23 | Fairchild Semiconductor Corporation | Field effect transistor and method of its manufacture |
US8044463B2 (en) | 1997-11-14 | 2011-10-25 | Fairchild Semiconductor Corporation | Method of manufacturing a trench transistor having a heavy body region |
US7511339B2 (en) | 1997-11-14 | 2009-03-31 | Fairchild Semiconductor Corporation | Field effect transistor and method of its manufacture |
US6518112B2 (en) | 1998-01-05 | 2003-02-11 | International Business Machines Corporation | High performance, low power vertical integrated CMOS devices |
US6426530B1 (en) | 1998-01-05 | 2002-07-30 | International Business Machines Corporation | High performance direct coupled FET memory cell |
US6137129A (en) * | 1998-01-05 | 2000-10-24 | International Business Machines Corporation | High performance direct coupled FET memory cell |
US6297531B2 (en) | 1998-01-05 | 2001-10-02 | International Business Machines Corporation | High performance, low power vertical integrated CMOS devices |
US6492691B2 (en) | 1998-05-26 | 2002-12-10 | Stmicroelectronics S.R.L. | High integration density MOS technology power device structure |
EP1014450B1 (en) * | 1998-11-25 | 2007-05-16 | Siliconix Incorporated | Trench MOSFET having improved breakdown and on-resistance characteristics and process for manufacturing the same |
EP1014450A2 (en) * | 1998-11-25 | 2000-06-28 | Siliconix Incorporated | Trench MOSFET having improved breakdown and on-resistance characteristics and process for manufacturing the same |
US6541818B2 (en) | 1998-12-18 | 2003-04-01 | Infineon Technologies Ag | Field-effect transistor configuration with a trench-shaped gate electrode and an additional highly doped layer in the body region |
US6316299B1 (en) * | 1999-03-04 | 2001-11-13 | United Microelectronics Corp. | Formation of laterally diffused metal-oxide semiconductor device |
US7189621B2 (en) * | 1999-03-25 | 2007-03-13 | Hitachi, Ltd. | Semiconductor device and method for fabricating the same |
US20050082608A1 (en) * | 1999-03-25 | 2005-04-21 | Renesas Technology Corp. | Semiconductor device and method for fabricating the same |
US6750507B2 (en) * | 1999-04-22 | 2004-06-15 | Advanced Analogic Technologies, Inc. | Super-self-aligned trench-gated DMOS with reduced on-resistance |
US6756274B2 (en) * | 1999-04-22 | 2004-06-29 | Advanced Analogic Technologies, Inc. | Fabrication process for a super-self-aligned trench-gated DMOS with reduced on-resistance |
US6924198B2 (en) | 1999-04-22 | 2005-08-02 | Advanced Analogic Technologies, Inc. | Self-aligned trench transistor using etched contact |
US7052963B2 (en) | 1999-04-22 | 2006-05-30 | Advanced Analogic Technologies, Inc. | Method of forming trench transistor with chained implanted body including a plurality of implantation with different energies |
US6238981B1 (en) * | 1999-05-10 | 2001-05-29 | Intersil Corporation | Process for forming MOS-gated devices having self-aligned trenches |
US6872611B2 (en) * | 1999-09-13 | 2005-03-29 | Shindengen Electric Manufacturing Co., Ltd. | Method of manufacturing transistor |
US20040166619A1 (en) * | 1999-09-13 | 2004-08-26 | Shindengen Electric Manufacturing Co., Ltd. | Method of manufacturing transistor |
US6737704B1 (en) | 1999-09-13 | 2004-05-18 | Shindengen Electric Manufacturing Co., Ltd. | Transistor and method of manufacturing the same |
US6368921B1 (en) * | 1999-09-28 | 2002-04-09 | U.S. Philips Corporation | Manufacture of trench-gate semiconductor devices |
US6812122B2 (en) * | 1999-12-17 | 2004-11-02 | International Business Machines Corporation | Method for forming a voltage programming element |
US6388305B1 (en) * | 1999-12-17 | 2002-05-14 | International Business Machines Corporation | Electrically programmable antifuses and methods for forming the same |
US6534825B2 (en) | 1999-12-20 | 2003-03-18 | Fairchild Semiconductor Corporation | Power MOS device with improved gate charge performance |
US7625793B2 (en) | 1999-12-20 | 2009-12-01 | Fairchild Semiconductor Corporation | Power MOS device with improved gate charge performance |
US6461918B1 (en) | 1999-12-20 | 2002-10-08 | Fairchild Semiconductor Corporation | Power MOS device with improved gate charge performance |
US6627499B2 (en) * | 2000-03-30 | 2003-09-30 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
US6531748B2 (en) | 2000-05-11 | 2003-03-11 | Infineon Technologies Ag | Semiconductor power component with a reduced parasitic bipolar transistor |
US9368587B2 (en) | 2001-01-30 | 2016-06-14 | Fairchild Semiconductor Corporation | Accumulation-mode field effect transistor with improved current capability |
US7345342B2 (en) | 2001-01-30 | 2008-03-18 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
US20030085422A1 (en) * | 2001-09-05 | 2003-05-08 | International Rectifier Corp. | Trench fet with self aligned source and contact |
US7397083B2 (en) | 2001-09-05 | 2008-07-08 | International Rectifier Corporation | Trench fet with self aligned source and contact |
US20060157782A1 (en) * | 2001-09-05 | 2006-07-20 | International Rectifier Corporation | Trench fet with self aligned source and contact |
US7045859B2 (en) * | 2001-09-05 | 2006-05-16 | International Rectifier Corporation | Trench fet with self aligned source and contact |
US7301200B2 (en) * | 2001-09-05 | 2007-11-27 | International Rectifier Corporation | Trench FET with self aligned source and contact |
US20080061365A1 (en) * | 2001-09-05 | 2008-03-13 | International Rectifier Corporation | Trench fet with self aligned source and contact |
DE10297177B4 (en) * | 2001-09-05 | 2016-06-16 | International Rectifier Corp. | Method of making a trench FET with self-aligned source and self-aligned contact |
US7429523B2 (en) | 2001-10-17 | 2008-09-30 | Fairchild Semiconductor Corporation | Method of forming schottky diode with charge balance structure |
US20060166473A1 (en) * | 2001-10-17 | 2006-07-27 | Kocon Christopher B | Method of forming schottky diode with charge balance structure |
US7436021B2 (en) * | 2001-11-20 | 2008-10-14 | Fairchild Semiconductor Corporation | Dense trench MOSFET with decreased etch sensitivity to deposition and etch processing |
US6635535B2 (en) * | 2001-11-20 | 2003-10-21 | Fairchild Semiconductor Corporation | Dense trench MOSFET with decreased etch sensitivity to deposition and etch processing |
US20040104427A1 (en) * | 2001-11-20 | 2004-06-03 | Jifa Hao | Dense trench MOSFET with decreased etch sensitivity to deposition and etch processing |
US7078296B2 (en) | 2002-01-16 | 2006-07-18 | Fairchild Semiconductor Corporation | Self-aligned trench MOSFETs and methods for making the same |
US7605040B2 (en) | 2002-02-23 | 2009-10-20 | Fairchild Korea Semiconductor Ltd. | Method of forming high breakdown voltage low on-resistance lateral DMOS transistor |
US7265416B2 (en) | 2002-02-23 | 2007-09-04 | Fairchild Korea Semiconductor Ltd. | High breakdown voltage low on-resistance lateral DMOS transistor |
US20030213993A1 (en) * | 2002-05-14 | 2003-11-20 | Kyle Spring | Trench mosfet with field relief feature |
US7161208B2 (en) | 2002-05-14 | 2007-01-09 | International Rectifier Corporation | Trench mosfet with field relief feature |
US8198677B2 (en) | 2002-10-03 | 2012-06-12 | Fairchild Semiconductor Corporation | Trench-gate LDMOS structures |
US7576388B1 (en) | 2002-10-03 | 2009-08-18 | Fairchild Semiconductor Corporation | Trench-gate LDMOS structures |
US20040070028A1 (en) * | 2002-10-15 | 2004-04-15 | Semiconductor Components Industries, Llc | Method of forming a low resistance semiconductor device and structure therefor |
US6753228B2 (en) | 2002-10-15 | 2004-06-22 | Semiconductor Components Industries, L.L.C. | Method of forming a low resistance semiconductor device and structure therefor |
US7582519B2 (en) | 2002-11-05 | 2009-09-01 | Fairchild Semiconductor Corporation | Method of forming a trench structure having one or more diodes embedded therein adjacent a PN junction |
US20040191996A1 (en) * | 2003-03-31 | 2004-09-30 | Masaru Takaishi | Method for manufacturing semiconductor device and semiconductor device |
US20070020850A1 (en) * | 2003-03-31 | 2007-01-25 | Masaru Takaishi | Method for manufacturing semiconductor device and semiconductor device |
US7112843B2 (en) | 2003-03-31 | 2006-09-26 | Rohm Co., Ltd. | Semiconductor device with low resistance region |
US7399677B2 (en) | 2003-03-31 | 2008-07-15 | Rohm Co., Ltd. | Method for manufacturing semiconductor with low resistance region |
US7652326B2 (en) | 2003-05-20 | 2010-01-26 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
US7855415B2 (en) | 2003-05-20 | 2010-12-21 | Fairchild Semiconductor Corporation | Power semiconductor devices having termination structures and methods of manufacture |
US8013387B2 (en) | 2003-05-20 | 2011-09-06 | Fairchild Semiconductor Corporation | Power semiconductor devices with shield and gate contacts and methods of manufacture |
US7638841B2 (en) | 2003-05-20 | 2009-12-29 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
US8129245B2 (en) | 2003-05-20 | 2012-03-06 | Fairchild Semiconductor Corporation | Methods of manufacturing power semiconductor devices with shield and gate contacts |
US8786045B2 (en) | 2003-05-20 | 2014-07-22 | Fairchild Semiconductor Corporation | Power semiconductor devices having termination structures |
US8143123B2 (en) | 2003-05-20 | 2012-03-27 | Fairchild Semiconductor Corporation | Methods of forming inter-poly dielectric (IPD) layers in power semiconductor devices |
US8889511B2 (en) | 2003-05-20 | 2014-11-18 | Fairchild Semiconductor Corporation | Methods of manufacturing power semiconductor devices with trenched shielded split gate transistor |
US8936985B2 (en) | 2003-05-20 | 2015-01-20 | Fairchild Semiconductor Corporation | Methods related to power semiconductor devices with thick bottom oxide layers |
US8143124B2 (en) | 2003-05-20 | 2012-03-27 | Fairchild Semiconductor Corporation | Methods of making power semiconductor devices with thick bottom oxide layer |
US8350317B2 (en) | 2003-05-20 | 2013-01-08 | Fairchild Semiconductor Corporation | Power semiconductor devices and methods of manufacture |
US7982265B2 (en) | 2003-05-20 | 2011-07-19 | Fairchild Semiconductor Corporation | Trenched shield gate power semiconductor devices and methods of manufacture |
US8013391B2 (en) | 2003-05-20 | 2011-09-06 | Fairchild Semiconductor Corporation | Power semiconductor devices with trenched shielded split gate transistor and methods of manufacture |
CN100395876C (en) * | 2003-09-16 | 2008-06-18 | 茂德科技股份有限公司 | Manufacturing method of power metal oxide semiconductor field-effect transistor |
US7205607B2 (en) | 2003-11-28 | 2007-04-17 | Stmicroelectronics S.R.L | Semiconductor power device with insulated gate and trench-gate structure and corresponding manufacturing method |
EP1536480A1 (en) * | 2003-11-28 | 2005-06-01 | STMicroelectronics S.r.l. | Semiconductor power device with insulated gate, trenchgate structure and corresponding manufacturing method |
US20050145977A1 (en) * | 2003-11-28 | 2005-07-07 | Alessandria Antonino S. | Semiconductor power device with insulated gate and trench-gate structure and corresponding manufacturing method |
US7435628B1 (en) | 2003-12-04 | 2008-10-14 | National Semiconductor Corporation | Method of forming a vertical MOS transistor |
US7259411B1 (en) * | 2003-12-04 | 2007-08-21 | National Semiconductor Corporation | Vertical MOS transistor |
US20050133861A1 (en) * | 2003-12-22 | 2005-06-23 | Matsushita Elecric Industrial Co., Ltd. | Vertical gate semiconductor device and method for fabricating the same |
US7187041B2 (en) | 2003-12-22 | 2007-03-06 | Matsushita Electric Industrial Co., Ltd. | Vertical gate semiconductor device and method for fabricating the same |
US20060186466A1 (en) * | 2003-12-22 | 2006-08-24 | Matsushita Electric Industrial Co., Ltd. | Vertical gate semiconductor device and method for fabricating the same |
US7368777B2 (en) | 2003-12-30 | 2008-05-06 | Fairchild Semiconductor Corporation | Accumulation device with charge balance structure and method of forming the same |
US8518777B2 (en) | 2003-12-30 | 2013-08-27 | Fairchild Semiconductor Corporation | Method for forming accumulation-mode field effect transistor with improved current capability |
US7936008B2 (en) | 2003-12-30 | 2011-05-03 | Fairchild Semiconductor Corporation | Structure and method for forming accumulation-mode field effect transistor with improved current capability |
US20050148173A1 (en) * | 2004-01-05 | 2005-07-07 | Fuja Shone | Non-volatile memory array having vertical transistors and manufacturing method thereof |
US20050167748A1 (en) * | 2004-01-21 | 2005-08-04 | Sanyo Electric Co., Ltd. | Insulated gate-type semiconductor device and manufacturing method of the same |
US7629644B2 (en) | 2004-01-21 | 2009-12-08 | Sanyo Electric Co., Ltd. | Insulated gate-type semiconductor device and manufacturing method of the same |
US8026558B2 (en) | 2004-08-03 | 2011-09-27 | Fairchild Semiconductor Corporation | Semiconductor power device having a top-side drain using a sinker trench |
US7732876B2 (en) | 2004-08-03 | 2010-06-08 | Fairchild Semiconductor Corporation | Power transistor with trench sinker for contacting the backside |
US8148233B2 (en) | 2004-08-03 | 2012-04-03 | Fairchild Semiconductor Corporation | Semiconductor power device having a top-side drain using a sinker trench |
US7352036B2 (en) | 2004-08-03 | 2008-04-01 | Fairchild Semiconductor Corporation | Semiconductor power device having a top-side drain using a sinker trench |
US7265415B2 (en) | 2004-10-08 | 2007-09-04 | Fairchild Semiconductor Corporation | MOS-gated transistor with reduced miller capacitance |
US7534683B2 (en) | 2004-10-08 | 2009-05-19 | Fairchild Semiconductor Corporation | Method of making a MOS-gated transistor with reduced miller capacitance |
US8089122B2 (en) | 2004-12-14 | 2012-01-03 | Panasonic Corporation | Vertical trench gate transistor semiconductor device and method for fabricating the same |
US20100127322A1 (en) * | 2004-12-14 | 2010-05-27 | Panasonic Corporation | Vertical trench gate transistor semiconductor device and method for fabricating the same |
US7682909B2 (en) | 2004-12-14 | 2010-03-23 | Panasonic Corporation | Vertical trench gate transistor semiconductor device and method for fabricating the same |
US7663182B2 (en) | 2004-12-14 | 2010-02-16 | Panasonic Corporation | Vertical trench gate transistor semiconductor device and method for fabricating the same |
US20060124996A1 (en) * | 2004-12-14 | 2006-06-15 | Shuji Mizokuchi | Vertical trench gate transistor semiconductor device and method for fabricating the same |
US20080299727A1 (en) * | 2004-12-14 | 2008-12-04 | Matsushita Electric Industrial Co., Ltd. | Vertical trench gate transistor semiconductor device and method for fabricating the same |
US20060157780A1 (en) * | 2005-01-19 | 2006-07-20 | Satoe Miyata | Semiconductor device and method for fabricating the same |
US20060160310A1 (en) * | 2005-01-19 | 2006-07-20 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US7271441B2 (en) | 2005-01-19 | 2007-09-18 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US8084327B2 (en) | 2005-04-06 | 2011-12-27 | Fairchild Semiconductor Corporation | Method for forming trench gate field effect transistor with recessed mesas using spacers |
US7504306B2 (en) | 2005-04-06 | 2009-03-17 | Fairchild Semiconductor Corporation | Method of forming trench gate field effect transistor with recessed mesas |
US8680611B2 (en) | 2005-04-06 | 2014-03-25 | Fairchild Semiconductor Corporation | Field effect transistor and schottky diode structures |
US7385248B2 (en) | 2005-08-09 | 2008-06-10 | Fairchild Semiconductor Corporation | Shielded gate field effect transistor with improved inter-poly dielectric |
US7598144B2 (en) | 2005-08-09 | 2009-10-06 | Fairchild Semiconductor Corporation | Method for forming inter-poly dielectric in shielded gate field effect transistor |
WO2007038365A2 (en) | 2005-09-23 | 2007-04-05 | Mears Technologies, Inc. | Field-effect semiconductor device including superlattice regions |
US8598659B2 (en) | 2005-10-26 | 2013-12-03 | Hewlett-Packard Development Company, L.P. | Single finger gate transistor |
US20070090454A1 (en) * | 2005-10-26 | 2007-04-26 | Huang Chin D | Transistor device |
US20090035900A1 (en) * | 2006-03-24 | 2009-02-05 | Paul Thorup | Method of Forming High Density Trench FET with Integrated Schottky Diode |
US7713822B2 (en) | 2006-03-24 | 2010-05-11 | Fairchild Semiconductor Corporation | Method of forming high density trench FET with integrated Schottky diode |
US20070246790A1 (en) * | 2006-04-20 | 2007-10-25 | Micrel, Inc. | Transistor process using a double-epitaxial layer for reduced capacitance |
US7319256B1 (en) | 2006-06-19 | 2008-01-15 | Fairchild Semiconductor Corporation | Shielded gate trench FET with the shield and gate electrodes being connected together |
US7859047B2 (en) | 2006-06-19 | 2010-12-28 | Fairchild Semiconductor Corporation | Shielded gate trench FET with the shield and gate electrodes connected together in non-active region |
US20090057754A1 (en) * | 2006-06-19 | 2009-03-05 | Nathan Kraft | Shielded Gate Trench FET with the Shield and Gate Electrodes Connected Together in Non-active Region |
US7473603B2 (en) | 2006-06-19 | 2009-01-06 | Fairchild Semiconductor Corporation | Method for forming a shielded gate trench FET with the shield and gate electrodes being connected together |
US20080012069A1 (en) * | 2006-07-12 | 2008-01-17 | Shuji Mizokuchi | Vertical gate semiconductor device and method for manufacturing the same |
US7518186B2 (en) | 2006-07-12 | 2009-04-14 | Panasonic Corporation | Vertical gate semiconductor device and method for manufacturing the same |
US7745877B2 (en) | 2006-09-15 | 2010-06-29 | Ricoh Company, Ltd. | Semiconductor device and manufacturing method thereof |
US20090114982A1 (en) * | 2006-09-15 | 2009-05-07 | Kikuo Saka | Semiconductor device and manufacturing method thereof |
US20080081422A1 (en) * | 2006-09-28 | 2008-04-03 | Nec Electronics Corporation | Method of manufacturing semiconductor apparatus |
US7776693B2 (en) | 2006-09-28 | 2010-08-17 | Nec Electronics Corporation | Method of manufacturing semiconductor apparatus |
US20100267211A1 (en) * | 2006-09-28 | 2010-10-21 | Nec Electronics Corporation | Method of manufacturing semiconductor apparatus |
US7947556B2 (en) | 2006-09-28 | 2011-05-24 | Renesas Electronics Corporation | Method of manufacturing semiconductor apparatus |
US20090039384A1 (en) * | 2007-03-09 | 2009-02-12 | Diodes, Inc. | Power rectifiers and method of making same |
US7932536B2 (en) | 2007-03-09 | 2011-04-26 | Diodes Incorporated | Power rectifiers and method of making same |
US8426912B2 (en) * | 2007-09-27 | 2013-04-23 | Rohm Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
US20090085109A1 (en) * | 2007-09-27 | 2009-04-02 | Rohm Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
US9337256B2 (en) | 2007-09-27 | 2016-05-10 | Rohm Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
US7772668B2 (en) | 2007-12-26 | 2010-08-10 | Fairchild Semiconductor Corporation | Shielded gate trench FET with multiple channels |
US9224853B2 (en) | 2007-12-26 | 2015-12-29 | Fairchild Semiconductor Corporation | Shielded gate trench FET with multiple channels |
US8564024B2 (en) | 2008-12-08 | 2013-10-22 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US9293526B2 (en) | 2008-12-08 | 2016-03-22 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8563377B2 (en) | 2008-12-08 | 2013-10-22 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8174067B2 (en) | 2008-12-08 | 2012-05-08 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US10868113B2 (en) | 2008-12-08 | 2020-12-15 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US9748329B2 (en) | 2008-12-08 | 2017-08-29 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US9391193B2 (en) | 2008-12-08 | 2016-07-12 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8304829B2 (en) | 2008-12-08 | 2012-11-06 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8932924B2 (en) | 2008-12-08 | 2015-01-13 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8193581B2 (en) | 2008-12-08 | 2012-06-05 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8963212B2 (en) | 2008-12-08 | 2015-02-24 | Fairchild Semiconductor Corporation | Trench-based power semiconductor devices with increased breakdown voltage characteristics |
US8227855B2 (en) | 2009-02-09 | 2012-07-24 | Fairchild Semiconductor Corporation | Semiconductor devices with stable and controlled avalanche characteristics and methods of fabricating the same |
US8148749B2 (en) | 2009-02-19 | 2012-04-03 | Fairchild Semiconductor Corporation | Trench-shielded semiconductor device |
US8492837B2 (en) | 2009-06-12 | 2013-07-23 | Fairchild Semiconductor Corporation | Reduced process sensitivity of electrode-semiconductor rectifiers |
US8049276B2 (en) | 2009-06-12 | 2011-11-01 | Fairchild Semiconductor Corporation | Reduced process sensitivity of electrode-semiconductor rectifiers |
US8432000B2 (en) | 2010-06-18 | 2013-04-30 | Fairchild Semiconductor Corporation | Trench MOS barrier schottky rectifier with a planar surface using CMP techniques |
US8319290B2 (en) | 2010-06-18 | 2012-11-27 | Fairchild Semiconductor Corporation | Trench MOS barrier schottky rectifier with a planar surface using CMP techniques |
US20120091474A1 (en) * | 2010-10-13 | 2012-04-19 | NuPGA Corporation | Novel semiconductor and optoelectronic devices |
US8975692B2 (en) | 2010-10-25 | 2015-03-10 | Electronics And Telecommunications Research Institute | Semiconductor device and method of fabricating the same |
US8629020B2 (en) | 2010-10-25 | 2014-01-14 | Electronics & Telecommunications Research Institute | Semiconductor device and method of fabricating the same |
EP3671859A1 (en) | 2018-12-20 | 2020-06-24 | IMEC vzw | A vertical isolated gate field effect transistor integrated in a semiconductor chip |
US11121086B2 (en) | 2018-12-20 | 2021-09-14 | Imec Vzw | Vertical isolated gate field effect transistor integrated in a semiconductor chip |
Also Published As
Publication number | Publication date |
---|---|
EP0238749A3 (en) | 1988-08-31 |
JPS62272570A (en) | 1987-11-26 |
JP2662217B2 (en) | 1997-10-08 |
EP0238749A2 (en) | 1987-09-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4767722A (en) | Method for making planar vertical channel DMOS structures | |
US5034785A (en) | Planar vertical channel DMOS structure | |
US4914058A (en) | Grooved DMOS process with varying gate dielectric thickness | |
US5506421A (en) | Power MOSFET in silicon carbide | |
US6825105B2 (en) | Manufacture of semiconductor devices with Schottky barriers | |
US6444527B1 (en) | Method of operation of punch-through field effect transistor | |
US6251730B1 (en) | Semiconductor power device manufacture | |
US5119153A (en) | Small cell low contact resistance rugged power field effect devices and method of fabrication | |
US7323386B2 (en) | Method of fabricating semiconductor device containing dielectrically isolated PN junction for enhanced breakdown characteristics | |
EP1033759B1 (en) | MOS-gated device having a buried gate and process for forming same | |
US6498071B2 (en) | Manufacture of trench-gate semiconductor devices | |
EP0422940B1 (en) | Method of forming a DMOS transistor | |
US6319777B1 (en) | Trench semiconductor device manufacture with a thicker upper insulating layer | |
US6903412B2 (en) | Trench MIS device with graduated gate oxide layer | |
US5349224A (en) | Integrable MOS and IGBT devices having trench gate structure | |
EP2068364A2 (en) | Trench MOSFET including buried source electrode | |
US6277695B1 (en) | Method of forming vertical planar DMOSFET with self-aligned contact | |
JP2005505921A (en) | Semiconductor power device having a floating island voltage sustaining layer | |
US6777745B2 (en) | Symmetric trench MOSFET device and method of making same | |
EP0635882A2 (en) | A method of fabricating a silicon carbide vertical mosfet | |
US6429501B1 (en) | Semiconductor device having high breakdown voltage and method for manufacturing the device | |
KR100762545B1 (en) | Self-aligned silicon carbide lmosfet | |
US20220320295A1 (en) | Sic mosfet structures with asymmetric trench oxide | |
US5234851A (en) | Small cell, low contact assistance rugged power field effect devices and method of fabrication | |
KR0163875B1 (en) | A semiconductor device and method for fabricating thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SILICONIX INCORPORATED 2201 LAURELWOOD RD., SANTA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:BLANCHARD, RICHARD A.;REEL/FRAME:004531/0554 Effective date: 19860324 |
|
AS | Assignment |
Owner name: SILICONIX INCORPORATED, A DE. CORP. Free format text: MERGER;ASSIGNOR:SILICONIX INCORPORATED, A CA CORP;REEL/FRAME:004727/0976 Effective date: 19870302 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: INTERNATIONAL RECTIFIER CORPORATION, A DE CORP. Free format text: SECURITY INTEREST;ASSIGNOR:SILICONIX INCORPORATED, A DE CORP.;REEL/FRAME:005562/0082 Effective date: 19901221 |
|
AS | Assignment |
Owner name: SILICONIX INCORPORATED, A CORP. OF DE Free format text: RELEASE BY SECURED PARTY, RECORDED AT REEL 5562, FRAME 0082, ON 12-28-90;ASSIGNOR:INTERNATIONAL RECTIFIER CORPORATION;REEL/FRAME:005660/0221 Effective date: 19910320 |
|
FEPP | Fee payment procedure |
Free format text: PAT HLDR NO LONGER CLAIMS SMALL ENT STAT AS SMALL BUSINESS (ORIGINAL EVENT CODE: LSM2); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
RR | Request for reexamination filed |
Effective date: 20040617 |
|
RR | Request for reexamination filed |
Effective date: 20040921 |
|
B1 | Reexamination certificate first reexamination |
Free format text: THE PATENTABILITY OF CLAIM 11 IS CONFIRMED. CLAIMS 1-10 ARE CANCELLED. |