US4977398A - Color to monochrome conversion - Google Patents

Color to monochrome conversion Download PDF

Info

Publication number
US4977398A
US4977398A US07/409,269 US40926989A US4977398A US 4977398 A US4977398 A US 4977398A US 40926989 A US40926989 A US 40926989A US 4977398 A US4977398 A US 4977398A
Authority
US
United States
Prior art keywords
foreground
gray
background
making
levels
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/409,269
Inventor
Robert M. Pleva
Martin Randall
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Chips and Technologies LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chips and Technologies LLC filed Critical Chips and Technologies LLC
Priority to US07/409,269 priority Critical patent/US4977398A/en
Priority to US07/584,308 priority patent/US5245327A/en
Application granted granted Critical
Publication of US4977398A publication Critical patent/US4977398A/en
Assigned to CHIPS AND TECHNOLOGIES, LLC reassignment CHIPS AND TECHNOLOGIES, LLC MERGER (SEE DOCUMENT FOR DETAILS). Assignors: CHIPS AND TECHNOLOGIES, INC.
Assigned to INTEL CORPORATION reassignment INTEL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHIPS AND TECHNOLOGIES, LLC
Anticipated expiration legal-status Critical
Assigned to CHIPS AND TECHNOLOGIES, LLC reassignment CHIPS AND TECHNOLOGIES, LLC CORRECTIVE ASSIGNMENT TO CORRECT THE APPLICATION NUMBER FROM 09/207,014 TO 09/027,014 PREVIOUSLY RECORDED AT REEL: 011333 FRAME: 0503. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Assignors: CHIPS AND TECHNOLOGIES, INC.
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/02Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the way in which colour is displayed
    • G09G5/028Circuits for converting colour display signals into monochrome display signals

Definitions

  • the present invention relates to personal computers and more particularly to method and system for driving a personal computer display that displays shades of gray.
  • Such displays can be categorized as either monochrome displays or color displays. Some monochrome displays can display shades of gray.
  • a display is generally connected to a personal computer through a display adapter.
  • display adapters There are many different types of display adapters commercially available; however, most of the commercially available display adapters operate in accordance with one of the defacto standards that exist in this area.
  • the defacto standards are standards termed Color Graphics Adapter (generally referred to as CGA), the Enhanced Graphics Adapter (generally referred to as ECA), and the Video Graphics Array (generally referred to as VGA).
  • CGA, VGA, and EGA adapters are widely available from a variety of sources. Each of these adapters has a character mode.
  • FIG. 1A shows a CGA 10A driving a color display 11A.
  • the CGA 10A generates (a) a four bit background color control signal designated BGC (b) a four bit foreground color control signal designated FGC and (c) a one bit background or foreground select signal designated BG/FG.
  • the signals BGC, FGC, and BG/FG are provided to a selector 10As which in turn generates a four bit signal 13A which together with timing signals 12A drive the display 11A.
  • the signals 13A indicate the color that should be displayed at each position.
  • Timing signal 12A insures that the signals on line 13A are in synchronization with the scanning of the appropriate bit positions.
  • FIG. 1B illustrates one prior art technique for driving a monochrome display 11B from a CGA adapter 10B.
  • Monochrome display 11B is driven by a one bit on-off signal 14B which indicates if each pixel on the face of the display should be "on” or "off". In normal operation of a monochrome display the "on" and “off” duty cycles of signal 14B are fixed.
  • CGA 10B generates a four bit color control signals 138 that is identical to signal 13A in FIG. 1A. With the system shown in FIG.
  • a mapping circuit 15B translates each of the four bit signals on line 13A into a different duty cycle for the signals on line 14B.
  • one color combination on line 13A would generate a long "on” signal on line 14B, whereas a different color combination on line 13B would generate a short signal "on” signal on line 14B.
  • Changing the duty cycle of the signal on line 14B has the effect of producing gray scale signals on display 11B.
  • FIG. 1C shows an example of a prior art system where a CGA drives a Monochrome LCD Display.
  • the eight bits of the BGC and FGC signals are mapped into a single bit foreground color signal FG and a background color signal BG.
  • Circuit 10Cs then selects either signal FG or BG in response to signal BG/FG.
  • a single bit signal then goes to LCD display 11C.
  • This type of circuit is, for example, used in a personal computer sold by IBM Corporation under the trademark "PC CONVERTIBLE".
  • PC CONVERTIBLE For an explanation of how signals are mapped from color to monochrome in the IBM PC Convertible, see a publication commercially available from the IBM Corporation entitled PC Convertible, Technical Reference publication number SA 23-1047, page 2-47 et seq.
  • the sixteen possible foreground colors and the sixteen possible background colors generated by the CGA must be mapped into foreground and background signals available with the monochrome display.
  • the sixteen foreground and the sixteen background color possibilities from the CGA must be mapped into four "on" and "off" foreground-background possibilities available on a simple monochrome display. If the monochrome display can show different intensities or shades of gray, the number of possibilities on the display may be larger than four; however, there still must be a mapping of color into intensity or gray scale signals.
  • the mapping from the color signals generated by a video adapter into the signals adapted to drive a monochrome display is done in a manner that is fixed by the design of the machine.
  • Such systems are not very flexible and they do not take into account different user preferences.
  • the present invention provides a contrast enhancing method and circuit for mapping color signals into signals for driving a display which is capable of displaying shades or levels of gray.
  • a preliminary translation is first made between a foreground-background color combination and levels of gray that can be displayed.
  • the contrast or separation between the foreground level of gray and the background level of gray produced by this preliminary translation is then compared to parameters set by the operator.
  • the system forces further separation between the foreground and background by taking the following action: (a) if the background was darker than the foreground, the background is made still darker and/or the foreground is made still lighter (b) if the background was lighter than the foreground the background is made still lighter and/or the foreground is made still darker.
  • FIGS. 1A, 1B and 1C show prior art systems.
  • FIG. 2 shows a block diagram of a preferred embodiment of the present invention.
  • FIG. 3 shows the gray values obtained by the initial assignment of color signals to values of gray.
  • FIG. 4 is a flow diagram of the algorithm that implements the method and system of the present invention.
  • FIG. 5 is a logic circuit block diagram of a system built in accordance with the present invention.
  • FIG. 2 A block diagram of a preferred embodiment of the present invention is shown in FIG. 2.
  • the system with which the present embodiment of the invention is designed to operate includes a commercially available IBM compatible personal computer (not specifically shown herein), and a commercially available LCD monochrome display 21.
  • the personal computer with which the present embodiment of the invention operates may be an IBM PC marketed by the IBM Corporation or it may be one of the IBM PC compatible computers that are commercially available from a wide variety of sources.
  • the color graphics adapter 20 connects and interfaces to a personal computer (not shown herein) in a conventional manner via a standard PC bus.
  • the interface between the personal computer and CGA 20 is explained in many commercially available publications and it is not particularly relevant to the present invention, hence, it is not explained in detail herein.
  • the LCD display 21 may be a commercially available LCD display such as that available with the IBM PC Convertible computer commercially marketed by IBM. It is well know that an LCD display can be made to show shades of gray by having pixels "on” during one cycle of the display and "off" during other cycles of the display. For example considering eight sequential refresh cycles of display 21, if a pixel is "on” for four cycles and “off” for four cycles, the pixel will appear gray. To eliminate flicker, the "on” and “off” cycles should alternate. If in an eight sequence cycle, a pixel is "on” for seven cycles and only "off” for one cycle, the pixel will be only slightly more gray than a pixel that is "on” for the entire eight cycles.
  • circuit 20s which accepts the mapped signals MFG and MBG and a frame count signal FC and appropriately cycles the pixels "on” and “off” during sequential frames to generate shades of gray. It has been found that if an eight cycle period is considered, putting pixels "on” from between 0 to 8 of the cycles produces eight shades of gray as shown in FIG. 3.
  • the signals MFG and MBG are used as numerical values for indicating how many cycles, that a pixel should be "on” and how many cycles the pixel should be “off”. Given the numeric values in the MFG and MBG signals and the frame count signal (which can be generated by a simple counter), the circuitry in modulator circuit 20s sequences the pixel signals "on” and "off” over an appropriate number of frames. Circuit 20s also does the background-foreground selection in response to signal BG/FG. The operation and structure of circuit 20s is conventional and will not be explained further.
  • the present embodiment of the invention is directed to the CGA circuit 20 and more particularly to the parts of CGA 20 that translates the four background color bits UMBG and the four foreground color bits UMFG into the mapped signals MBG and MFG.
  • the physical structure of the circuit 20 is not relevant to the present invention. What is significant is the logic performed. Circuit 20 could be physically implemented using any number of well known techniques such as by using a PLA, by using a programmed microprocessor or by using a custom logic integrated circuit chip.
  • the CGA adapter 20 when it is operating in text mode (which is the only mode of operation relevant to the present invention) generates signals that have eight color bits associated with each byte of data. Four of the color bits indicate the background color and four of the color bits indicate the foreground color. In FIG. 2, these signals are designated UMBG and UMFB (designating unmapped background color and unmapped foreground color).
  • the four color bits associated with the foreground and the four color bits associated with the background indicate whether the colors BLUE, GREEN, and RED, and the INTENSITY should be "on” or "off” when the foreground or the background of the associated byte of data is displayed.
  • the four color bits provide sixteen combinations for the foreground color and sixteen combinations for the background color.
  • FIG. 3 shows the translation table used for the initial assignment of color designations to gray scale values.
  • the present invention generates a particular foreground-background color combination or gray scale value in accordance with a fixed translation table. The translation table is shown in FIG. 3.
  • the system determines if the initial assignment meets certain criteria. If the initial assignment does not meet the established criteria, the assignment is changed so that the criteria can, in so far as possible be met.
  • the initial assignment of gray scale values to the RED, GREEN, RED and INTENSITY bits is done by giving each of the color signals a binary value as shown in FIG. 3.
  • the chart shown in FIG. 3 has the INTENSITY bit as the lowest binary value and the RED bit as the highest binary value, with the BLUE and GREEN bits having the second and third highest binary values.
  • the assignment of numeric values to particular color bits is an arbitrary assignment and the embodiment would work with bits being given different numeric values. (the high order bit NF3 is used elsewhere as will be explained later and if the assignment where changed, one would use the high order bit of the new assignment for the NF3 signal). It is important to note that the color signals are assigned numeric values and that subsequent arithmetic operations are performed on these numeric values in order to enhance the contrast.
  • the criteria against which the results of the initial assignment are compared is established by a number of parameters that are set by the operator.
  • the parameters set by the operator are the following:
  • FIG. 4 also shows how the initial assignment is corrected if the results of the initial assignment do not meet the established criteria.
  • Color Graphics adapter 20 generates four bit color control signals UMFG and UMBG in a conventional manner (not explained in detail herein). Signals UMFG and UMBG each have four bits representing RED, GREEN, BLUE and INTENSITY. Each time the color graphics adapter 20 generates a new eight bit color signal the algorithm (shown in FIG. 4) is performed.
  • Block 30 The delta (D) between UMFG and UMBG as shown by the assignment table in FIG. 3 is calculated. If the calculated delta is larger than the parameter Kth, no translation is necessary and (a) MFG is set to UMFG and MBG is set to UMBG.
  • Block 31 If the delta between UMFG and UMBG equals zero, this indicates that the background color equals the foreground color and special action is taken as will be explained later with reference to blocks 33 and 34.
  • Block 32 A determination is made as to whether the background or the foreground is lighter. If UMFG is less than UMBG, the difference between the foreground and the background is increased by setting MFG to the value of UMFG less the parameter Kfg and setting MBG to the value of UMBG plus the parameter Kbg. If UMFG is larger than UMBG, the difference between the foreground and the background is increased by setting MFG to the value of UMFG plus the parameter Kfg and setting Mbg to the value of UMBG minus the parameter KBG.
  • BLOCK 33 This is a check for the special case where the operator has indicated that conversion to binary is desired. If Kfg and Kbg do not both equal 15, it means that conversion to binary is not desired. Where conversion to binary is not desired and the foreground color equals the background color, no shifting is performed. MFG is set equal to UMFG and MBG is set equal to UMBG.
  • BLOCK 34 This block comes into operation only in the case where the background equals the foreground and the operator has indicated that conversion to binary is desired. Where this special case is present, the value of the high order bit in the UMFG color is interrogated to determine if the unmapped signals are in the top or bottom half of the table shown in FIG. 3. Depending upon whether the signals are above or below the middle of the table, both the foreground and background colors are incremented or decremented in the same direction.
  • FIG. 5 A specific embodiment of hardware that implements the algorithm shown in FIG. 4 is shown in FIG. 5. It should be clearly understood that many other implementations are possible including the possibility of implementing the algorithm completely in software.
  • control signals are generated by conventional combinatorial logic (not specifically shown) according to the Boolean equations given below.
  • the first step in practicing the present invention is the unmapped foreground signal UMFG and unmapped background signal UMBG must be assigned gray scale vales according to the table shown in FIG. 3.
  • This assignment is done by merely assigning binary values to the RED, GREEN, BLUE and INTENSITY bits in the four bit color control signals generated n a conventional manner by the CGA 20.
  • the bits are ordered as shown in FIG. 3. This for example means that the bit representing RED is assigned as the high order binary bit, the bit representing GREEN is assigned the next binary position, the bit representing BLUE is assigned the next binary position and the INTENSITY bit is assigned the low order binary position. This assignment is shown by blocks 50 and 51 in FIG. 5.
  • blocks 50 and 51 merely in essence represent an ordering of the wires in the cables; however, a more complex initial mapping could be performed.
  • the input is the conventional RED (R), BLUE (B), GREEN (G), and INTENSITY (I) bits, and the output is a numeric signal with these bits in a numerically ordered position.
  • FM a signal generated by logic 52 which indicates that the foreground color assignment is at the maximum value.
  • BM a signal generated by logic 58 which indicates that the background color assignment is at the maximum value.
  • FEB a signal generated by logic 55 which indicates that the foreground color equals the background.
  • FGB a signal generated by logic 55 which indicates that the foreground value is larger than the background value.
  • NFEB a signal generated by logic which indicates that the foreground color does not equal the background color.
  • NFGB a signal generated by logic which indicates that the foreground color is not greater than the background color.
  • Part A consists of blocks 50 and 51 and it does the initial assignment of gray values in accordance with the table shown in FIG. 3.
  • the unmapped foreground and background color signals when they are ordered in accordance with the chart in FIG. 3 are designated IAFG and IABG respectively to indicate that they are the initially assigned foreground and background signals.
  • Blocks 50 and 51 essentially represent a plug board where the bits representing RED, GREEN, BLUE, and INTENSITY are assigned binary values as shown in FIG. 3. This assignment is entirely arbitrary.
  • Part B which consists of blocks 52, 53 and 54 performs the modification of the foreground signal when appropriate.
  • logic 52 either passes Kfg or zero to block 53.
  • Block 52 also generates signal FM according to the previously given definition.
  • Block 53 in turn passes either its input or the complement thereof to block 54 depending on whether signal FGSUBTRACT is true.
  • block 54 does the appropriate addition to generate the MFG signal.
  • Signal FGSUBTRACT goes to block 54 in order to enable the logic to correctly handle the overflow condition.
  • Part C which consists of blocks 55, 56 and 57 determines if the initial assignment needs to be changed. If the initial mapping needs to be changed, the M signal is generated by block 57.
  • Block 55 is conventional logic that generates signals NFEB, FEB, and FGB in accordance with the previously given definitions.
  • Block 56 subtracts the signals IABG and IAFG. Which signal is subtracted from which signal is determined by the value of signal FGB which indicates if the foreground is larger than the background.
  • the output from block 56 is always positive and it represents the numerical difference between the initially assigned foreground and background signals.
  • Block 57 compares the output of block 56 to the Kth signal to determine if the numerical difference (i.e. the delta) is larger than the threshold signal. If the numerical difference is larger than the threshold signal, the M signal is generated.
  • Part D which consists of blocks 58, 59 and 60 performs the modification of the background signal when appropriate.
  • logic 58 either passes Kbg or zero to block 59.
  • Block 58 also generates the signal BM according to the previously given definition.
  • Block 59 in turn passes either its input or the complement thereof to block 60 depending on whether signal BGSUBTRACT is present.
  • block 60 does the appropriate addition to generate the MBG signal.
  • Signal BGSUBTRACT goes to block 60 in order to enable the logic to correctly handle the overflow condition.
  • Circuits 53 and 59 together with circuits 54 and 60 in effect perform conventional saturating or non saturating addition or subtraction depending on the value of signal SAT.
  • saturating addition or subtraction means that when a number reaches the top or bottom of the chart, it stays at the maximum or minimum value.
  • Non saturating addition means that wrap around occurs, that is when the sum of two numbers goes past the top or bottom of the chart in FIG. 3, the values wrap around to the other end of the chart.
  • the invention has been shown herein as applied to color signals generated by a CGA adapter. It should be understood that the invention is equally applicable to other adapters such as VGA and EGA adapters each of which produce color signals.
  • the color signals produced by any device can be assigned numeric values representing shades of gray. These values can be manipulated arithmetically and tested against criteria such as set points established by the operator. If the values do not satisfy the set criteria, the values are manipulated as arithmetic quantities in order to enhance the contrast.

Abstract

The present invention provides a contrast enhancing method and circuit for mapping color signals into signals for driving a display which is capable of displaying shades of gray. With the present invention a preliminary translation is first made between a foreground-background color combination and the various shades of gray that can be displayed. The contrast or separation between the foreground level of gray and the background level of gray produced by this preliminary translation is then compared to parameters set by the operator. If the preliminary translation provides the desired degree of separation between the foreground and the background gray levels, no further translation takes place; however, if the desired degree of separaton was not achieved by the preliminary translation, the system forces further separation between the foreground and background by taking the following action: (a) if the background was darker than the foreground, the background is made still darker and/or the foreground is made still lighter (b) if the background was lighter than the foreground the background is made still lighter and/or the foreground is made still darker.

Description

This is a continuation of application Ser. No. 144,849, filed Jan. 15, 1988, now abandoned.
FIELD OF THE INVENTION
The present invention relates to personal computers and more particularly to method and system for driving a personal computer display that displays shades of gray.
BACKGROUND AND PRIOR ART
Several different types of displays are commonly used with commercially available personal computers. Such displays can be categorized as either monochrome displays or color displays. Some monochrome displays can display shades of gray.
A display is generally connected to a personal computer through a display adapter. There are many different types of display adapters commercially available; however, most of the commercially available display adapters operate in accordance with one of the defacto standards that exist in this area. Among the defacto standards are standards termed Color Graphics Adapter (generally referred to as CGA), the Enhanced Graphics Adapter (generally referred to as ECA), and the Video Graphics Array (generally referred to as VGA). CGA, VGA, and EGA adapters are widely available from a variety of sources. Each of these adapters has a character mode.
When a video adapter is operating in character mode, there are color control bits associated with each data byte. For example, when a CGA is operating in character mode, each data byte has eight color control bits associated therewith. Four of the color control bits control the background color and four of the color control bits control the foreground color. The eight control bits give sixteen possible foreground colors and sixteen possible background colors for the associated character. FIG. 1A shows a CGA 10A driving a color display 11A. In a standard manner (not explicitly shown) the CGA 10A generates (a) a four bit background color control signal designated BGC (b) a four bit foreground color control signal designated FGC and (c) a one bit background or foreground select signal designated BG/FG. The signals BGC, FGC, and BG/FG are provided to a selector 10As which in turn generates a four bit signal 13A which together with timing signals 12A drive the display 11A. As the CRT beam in display 11A scans the various bit positions on the face of the display, the signals 13A indicate the color that should be displayed at each position. Timing signal 12A insures that the signals on line 13A are in synchronization with the scanning of the appropriate bit positions.
Many widely available publications explain the operation of the color control bits in a conventional CGA adapter and the operation of the system shown in FIG. 1A will not be explained further herein. For more information see a book entitled Inside the IBM PC by Peter Norton which was published by Prentice Hall, 1986 or see a publication entitled "Options and Adapters Technical Reference" publication S229-9612-00 part number 6322509, commercially available from the IBM Corporation.
It is well known that a Color Graphic Adapter, that is, a CGA adapter, operating in character mode can be used to drive a monochrome display. This can be done in a number of different ways. FIG. 1B illustrates one prior art technique for driving a monochrome display 11B from a CGA adapter 10B. Monochrome display 11B is driven by a one bit on-off signal 14B which indicates if each pixel on the face of the display should be "on" or "off". In normal operation of a monochrome display the "on" and "off" duty cycles of signal 14B are fixed. CGA 10B generates a four bit color control signals 138 that is identical to signal 13A in FIG. 1A. With the system shown in FIG. 1B a mapping circuit 15B translates each of the four bit signals on line 13A into a different duty cycle for the signals on line 14B. Thus one color combination on line 13A would generate a long "on" signal on line 14B, whereas a different color combination on line 13B would generate a short signal "on" signal on line 14B. Changing the duty cycle of the signal on line 14B has the effect of producing gray scale signals on display 11B.
FIG. 1C shows an example of a prior art system where a CGA drives a Monochrome LCD Display. In the prior art system shown in FIG. 1C, the eight bits of the BGC and FGC signals are mapped into a single bit foreground color signal FG and a background color signal BG. Circuit 10Cs then selects either signal FG or BG in response to signal BG/FG. A single bit signal then goes to LCD display 11C. This type of circuit is, for example, used in a personal computer sold by IBM Corporation under the trademark "PC CONVERTIBLE". For an explanation of how signals are mapped from color to monochrome in the IBM PC Convertible, see a publication commercially available from the IBM Corporation entitled PC Convertible, Technical Reference publication number SA 23-1047, page 2-47 et seq.
As indicated above, in systems where a CGA adapter is used to drive a monochrome display, the sixteen possible foreground colors and the sixteen possible background colors generated by the CGA must be mapped into foreground and background signals available with the monochrome display. For example, in the simplest situation the sixteen foreground and the sixteen background color possibilities from the CGA must be mapped into four "on" and "off" foreground-background possibilities available on a simple monochrome display. If the monochrome display can show different intensities or shades of gray, the number of possibilities on the display may be larger than four; however, there still must be a mapping of color into intensity or gray scale signals.
In the prior art, the mapping from the color signals generated by a video adapter into the signals adapted to drive a monochrome display is done in a manner that is fixed by the design of the machine. Such systems are not very flexible and they do not take into account different user preferences. Furthermore, in order to map all possible foreground-background combinations into a wide variety of gray scale combinations, a substantial amount of logic must be used, hence, in most prior art systems, all possible color combinations are mapped into only a few gray scale values.
SUMMARY OF THE INVENTION
The present invention provides a contrast enhancing method and circuit for mapping color signals into signals for driving a display which is capable of displaying shades or levels of gray.
With the present invention a preliminary translation is first made between a foreground-background color combination and levels of gray that can be displayed. The contrast or separation between the foreground level of gray and the background level of gray produced by this preliminary translation is then compared to parameters set by the operator.
If the preliminary translation provides the desired degree of separation between the foreground and the background gray levels, no further translation takes place; however, if the desired degree of separation was not achieved by the preliminary translation, the system forces further separation between the foreground and background by taking the following action: (a) if the background was darker than the foreground, the background is made still darker and/or the foreground is made still lighter (b) if the background was lighter than the foreground the background is made still lighter and/or the foreground is made still darker.
DESCRIPTION OF THE DRAWINGS
FIGS. 1A, 1B and 1C show prior art systems.
FIG. 2 shows a block diagram of a preferred embodiment of the present invention.
FIG. 3 shows the gray values obtained by the initial assignment of color signals to values of gray.
FIG. 4 is a flow diagram of the algorithm that implements the method and system of the present invention.
FIG. 5 is a logic circuit block diagram of a system built in accordance with the present invention.
DETAILED DESCRIPTION
A block diagram of a preferred embodiment of the present invention is shown in FIG. 2. The system with which the present embodiment of the invention is designed to operate includes a commercially available IBM compatible personal computer (not specifically shown herein), and a commercially available LCD monochrome display 21.
The personal computer with which the present embodiment of the invention operates may be an IBM PC marketed by the IBM Corporation or it may be one of the IBM PC compatible computers that are commercially available from a wide variety of sources. The color graphics adapter 20 connects and interfaces to a personal computer (not shown herein) in a conventional manner via a standard PC bus. The interface between the personal computer and CGA 20 is explained in many commercially available publications and it is not particularly relevant to the present invention, hence, it is not explained in detail herein.
The LCD display 21 may be a commercially available LCD display such as that available with the IBM PC Convertible computer commercially marketed by IBM. It is well know that an LCD display can be made to show shades of gray by having pixels "on" during one cycle of the display and "off" during other cycles of the display. For example considering eight sequential refresh cycles of display 21, if a pixel is "on" for four cycles and "off" for four cycles, the pixel will appear gray. To eliminate flicker, the "on" and "off" cycles should alternate. If in an eight sequence cycle, a pixel is "on" for seven cycles and only "off" for one cycle, the pixel will be only slightly more gray than a pixel that is "on" for the entire eight cycles. The sequencing of pixels during sequential cycles is performed by circuit 20s which accepts the mapped signals MFG and MBG and a frame count signal FC and appropriately cycles the pixels "on" and "off" during sequential frames to generate shades of gray. It has been found that if an eight cycle period is considered, putting pixels "on" from between 0 to 8 of the cycles produces eight shades of gray as shown in FIG. 3. The signals MFG and MBG are used as numerical values for indicating how many cycles, that a pixel should be "on" and how many cycles the pixel should be "off". Given the numeric values in the MFG and MBG signals and the frame count signal (which can be generated by a simple counter), the circuitry in modulator circuit 20s sequences the pixel signals "on" and "off" over an appropriate number of frames. Circuit 20s also does the background-foreground selection in response to signal BG/FG. The operation and structure of circuit 20s is conventional and will not be explained further.
The present embodiment of the invention is directed to the CGA circuit 20 and more particularly to the parts of CGA 20 that translates the four background color bits UMBG and the four foreground color bits UMFG into the mapped signals MBG and MFG. The physical structure of the circuit 20 is not relevant to the present invention. What is significant is the logic performed. Circuit 20 could be physically implemented using any number of well known techniques such as by using a PLA, by using a programmed microprocessor or by using a custom logic integrated circuit chip.
As previously explained, the CGA adapter 20 when it is operating in text mode (which is the only mode of operation relevant to the present invention) generates signals that have eight color bits associated with each byte of data. Four of the color bits indicate the background color and four of the color bits indicate the foreground color. In FIG. 2, these signals are designated UMBG and UMFB (designating unmapped background color and unmapped foreground color).
The four color bits associated with the foreground and the four color bits associated with the background indicate whether the colors BLUE, GREEN, and RED, and the INTENSITY should be "on" or "off" when the foreground or the background of the associated byte of data is displayed. The four color bits provide sixteen combinations for the foreground color and sixteen combinations for the background color.
As a first step in the process of the present invention (a) the four bits that indicate foreground color are assigned a gray scale value and (b) the four bits that indicate the background color are assigned to a gray scale value. FIG. 3 shows the translation table used for the initial assignment of color designations to gray scale values. Thus as a first step, the present invention generates a particular foreground-background color combination or gray scale value in accordance with a fixed translation table. The translation table is shown in FIG. 3. Next the system determines if the initial assignment meets certain criteria. If the initial assignment does not meet the established criteria, the assignment is changed so that the criteria can, in so far as possible be met.
The initial assignment of gray scale values to the RED, GREEN, RED and INTENSITY bits is done by giving each of the color signals a binary value as shown in FIG. 3. The chart shown in FIG. 3 has the INTENSITY bit as the lowest binary value and the RED bit as the highest binary value, with the BLUE and GREEN bits having the second and third highest binary values. The assignment of numeric values to particular color bits is an arbitrary assignment and the embodiment would work with bits being given different numeric values. (the high order bit NF3 is used elsewhere as will be explained later and if the assignment where changed, one would use the high order bit of the new assignment for the NF3 signal). It is important to note that the color signals are assigned numeric values and that subsequent arithmetic operations are performed on these numeric values in order to enhance the contrast.
The criteria against which the results of the initial assignment are compared is established by a number of parameters that are set by the operator. The parameters set by the operator are the following:
______________________________________                                    
Kth   Threshold constant: This is a parameter that can be                 
      set by the operator to indicate a minimal                           
      acceptable separation between the foreground and                    
      background gray scale levels.                                       
Kfg   Foreground Shift Constant: This is a parameter that                 
      can be set by the operator to indicate the amount                   
      that the foreground should be shifted if Kth is                     
      not met.                                                            
Kbg   Background Shift Constant: This is a parameter that                 
      can be set by the operator to indicate the amount                   
      that the background should be shifted if Kth is                     
      not met.                                                            
SAT   Saturation Control: This is a parameter set by the                  
      operator to indicate the type of arithmetic that                    
      should be used when numbers are being added. The                    
      differences that occur depending on the setting of                  
      this parameter will be explained later.                             
______________________________________                                    
The steps used to insure that an initial assignment meets the established criteria is shown in FIG. 4. FIG. 4 also shows how the initial assignment is corrected if the results of the initial assignment do not meet the established criteria.
The following abbreviations are used in FIG. 4.
______________________________________                                    
UMFG   This is the unmapped foreground color signal that is               
       generated in a conventional manner and provided by                 
       color graphics adapter 20 to mapping circuit 20 m.                 
UMBG   This is the unmapped background color signal that is               
       generated in a conventional manner and provided                    
       by color graphics adapter 20 to mapping circuit                    
       20 m.                                                              
MFG    This is the mapped foreground color signal that is                 
       generated by mapping circuit 20 m.                                 
MBG    This the mapped background color signal that is                    
       generated by mapping circuit 20 m.                                 
______________________________________                                    
Color Graphics adapter 20 generates four bit color control signals UMFG and UMBG in a conventional manner (not explained in detail herein). Signals UMFG and UMBG each have four bits representing RED, GREEN, BLUE and INTENSITY. Each time the color graphics adapter 20 generates a new eight bit color signal the algorithm (shown in FIG. 4) is performed.
One special case that is specifically accommodated is what is termed "convert to binary". This means that the parameters are set so that the display does not show shades of gray and all colors are converted to black or white. The operator indicates that he wants a conversion to binary by setting the control parameters as follows:
______________________________________                                    
Kth to 15                                                                 
       (which is the maximum allowable value of Kth)                      
Kfg to 15                                                                 
       (which is the maximum allowable value of Kfg)                      
Kbg to 15                                                                 
       (which is the maximum allowable value of Kbg)                      
Sat to 1                                                                  
       (which means allow saturation and no wrapping)                     
______________________________________                                    
As will be seen with the parameters set as shown above all colors are converted to either black or white. The algorithm used to test and if necessary modify the initial mapping is shown in FIG. 4 The algorithm operates as follows:
Block 30: The delta (D) between UMFG and UMBG as shown by the assignment table in FIG. 3 is calculated. If the calculated delta is larger than the parameter Kth, no translation is necessary and (a) MFG is set to UMFG and MBG is set to UMBG.
Block 31: If the delta between UMFG and UMBG equals zero, this indicates that the background color equals the foreground color and special action is taken as will be explained later with reference to blocks 33 and 34.
Block 32: A determination is made as to whether the background or the foreground is lighter. If UMFG is less than UMBG, the difference between the foreground and the background is increased by setting MFG to the value of UMFG less the parameter Kfg and setting MBG to the value of UMBG plus the parameter Kbg. If UMFG is larger than UMBG, the difference between the foreground and the background is increased by setting MFG to the value of UMFG plus the parameter Kfg and setting Mbg to the value of UMBG minus the parameter KBG.
BLOCK 33: This is a check for the special case where the operator has indicated that conversion to binary is desired. If Kfg and Kbg do not both equal 15, it means that conversion to binary is not desired. Where conversion to binary is not desired and the foreground color equals the background color, no shifting is performed. MFG is set equal to UMFG and MBG is set equal to UMBG.
BLOCK 34: This block comes into operation only in the case where the background equals the foreground and the operator has indicated that conversion to binary is desired. Where this special case is present, the value of the high order bit in the UMFG color is interrogated to determine if the unmapped signals are in the top or bottom half of the table shown in FIG. 3. Depending upon whether the signals are above or below the middle of the table, both the foreground and background colors are incremented or decremented in the same direction.
A specific embodiment of hardware that implements the algorithm shown in FIG. 4 is shown in FIG. 5. It should be clearly understood that many other implementations are possible including the possibility of implementing the algorithm completely in software.
The hardware shown in FIG. 5 requires a number of control signals. These control signals are generated by conventional combinatorial logic (not specifically shown) according to the Boolean equations given below.
The first step in practicing the present invention is the unmapped foreground signal UMFG and unmapped background signal UMBG must be assigned gray scale vales according to the table shown in FIG. 3. This assignment is done by merely assigning binary values to the RED, GREEN, BLUE and INTENSITY bits in the four bit color control signals generated n a conventional manner by the CGA 20. In the present embodiment, the bits are ordered as shown in FIG. 3. This for example means that the bit representing RED is assigned as the high order binary bit, the bit representing GREEN is assigned the next binary position, the bit representing BLUE is assigned the next binary position and the INTENSITY bit is assigned the low order binary position. This assignment is shown by blocks 50 and 51 in FIG. 5. It should be understood that in the simple case described here, blocks 50 and 51 merely in essence represent an ordering of the wires in the cables; however, a more complex initial mapping could be performed. The input is the conventional RED (R), BLUE (B), GREEN (G), and INTENSITY (I) bits, and the output is a numeric signal with these bits in a numerically ordered position.
The symbols used in the equations given below represent signals that have the following meaning.
M a signal generated by comparator 57 which indicates that the values determined in the initial assignment need be modified.
FM a signal generated by logic 52 which indicates that the foreground color assignment is at the maximum value.
BM a signal generated by logic 58 which indicates that the background color assignment is at the maximum value.
FEB a signal generated by logic 55 which indicates that the foreground color equals the background.
FGB a signal generated by logic 55 which indicates that the foreground value is larger than the background value.
NFEB a signal generated by logic which indicates that the foreground color does not equal the background color.
NFGB a signal generated by logic which indicates that the foreground color is not greater than the background color.
NF3 a signal which indicates that the high order bit of the IFG signal is not "on".
The signals required by the logic in FIG. 5 are as follows:
______________________________________                                    
A signal designated PASS which is equal to:                               
[M and NFEB] or [M and FM and BM ]                                        
A signal designated FGSUBTRACT which is equal to:                         
[M and NFEB and NFGB] or [FEB and FM and BM and NF3]                      
A signal designated BGSUBTRACT which is equal to:                         
[M and NFEB and FGB] or [FEB and FM and BM and NF3]                       
______________________________________                                    
The logic in FIG. 5 has four main part designated A, B, C, and D. Part A consists of blocks 50 and 51 and it does the initial assignment of gray values in accordance with the table shown in FIG. 3. The unmapped foreground and background color signals when they are ordered in accordance with the chart in FIG. 3 are designated IAFG and IABG respectively to indicate that they are the initially assigned foreground and background signals. Blocks 50 and 51 essentially represent a plug board where the bits representing RED, GREEN, BLUE, and INTENSITY are assigned binary values as shown in FIG. 3. This assignment is entirely arbitrary.
Part B which consists of blocks 52, 53 and 54 performs the modification of the foreground signal when appropriate. Depending on whether the PASS signal is active, logic 52 either passes Kfg or zero to block 53. Block 52 also generates signal FM according to the previously given definition. Block 53 in turn passes either its input or the complement thereof to block 54 depending on whether signal FGSUBTRACT is true. Finally block 54 does the appropriate addition to generate the MFG signal. Signal FGSUBTRACT goes to block 54 in order to enable the logic to correctly handle the overflow condition.
Part C which consists of blocks 55, 56 and 57 determines if the initial assignment needs to be changed. If the initial mapping needs to be changed, the M signal is generated by block 57. Block 55 is conventional logic that generates signals NFEB, FEB, and FGB in accordance with the previously given definitions. Block 56 subtracts the signals IABG and IAFG. Which signal is subtracted from which signal is determined by the value of signal FGB which indicates if the foreground is larger than the background. The output from block 56 is always positive and it represents the numerical difference between the initially assigned foreground and background signals. Block 57 compares the output of block 56 to the Kth signal to determine if the numerical difference (i.e. the delta) is larger than the threshold signal. If the numerical difference is larger than the threshold signal, the M signal is generated.
Part D which consists of blocks 58, 59 and 60 performs the modification of the background signal when appropriate. Depending on whether the PASS signal is active, logic 58 either passes Kbg or zero to block 59. Block 58 also generates the signal BM according to the previously given definition. Block 59 in turn passes either its input or the complement thereof to block 60 depending on whether signal BGSUBTRACT is present. Finally block 60 does the appropriate addition to generate the MBG signal. Signal BGSUBTRACT goes to block 60 in order to enable the logic to correctly handle the overflow condition.
Circuits 53 and 59 together with circuits 54 and 60 in effect perform conventional saturating or non saturating addition or subtraction depending on the value of signal SAT. With respect to the chart in FIG. 3, saturating addition or subtraction means that when a number reaches the top or bottom of the chart, it stays at the maximum or minimum value. Non saturating addition means that wrap around occurs, that is when the sum of two numbers goes past the top or bottom of the chart in FIG. 3, the values wrap around to the other end of the chart.
The choice of value for the parameter SAT will depend upon the particular application of the system and upon the preference of the operator. The important point is that the system allows the operator this option.
The invention has been shown herein as applied to color signals generated by a CGA adapter. It should be understood that the invention is equally applicable to other adapters such as VGA and EGA adapters each of which produce color signals. With the present invention the color signals produced by any device can be assigned numeric values representing shades of gray. These values can be manipulated arithmetically and tested against criteria such as set points established by the operator. If the values do not satisfy the set criteria, the values are manipulated as arithmetic quantities in order to enhance the contrast.
While a particular embodiment of the invention has been shown and claimed, it should be clearly understood that the invention is not limited to the specific embodiment shown herein. Many modifications may be made without departing from the spirit and scope of the invention. The description of a specific embodiment is not meant to limit the scope of the invention. It is contemplated and specifically stated that the applicant's invention covers all modifications and alternatives to the specific embodiment shown which may fall within the words and spirit of the appended claims. It is to be fully understood that the description of a preferred embodiment is intended to be merely illustrative and is not to be construed or interpreted as being restrictive or otherwise limiting of the present invention.

Claims (14)

I claim:
1. A contrast enhancing circuit for mapping color signals into signals for driving a display which is capable of displaying levels of gray comprising:
means for making an initial assignment of foreground and background colors to levels of gray;
means for determining if the separation between the foreground gray level and the background gray level produced by said initial assignment exceeds a predetermined separation threshold; and
means for increasing said separation when said threshold is not exceeded by said separation by modifying said initially assigned levels of gray of said foreground and background colors without modifying levels of gray for alternate foreground and background colors which exceed said separation.
2. The circuit recited in claim 1 including means for increasing said separation by making the background still darker if the background is darker than the foreground.
3. The circuit of claim 2 wherein the means for making an initial assignment includes means for making the initial assignment for the background and foreground colors from a single range of possible gray levels.
4. The circuit recited in claim 1 including means for increasing said separation by making the foreground still lighter if the foreground is lighter than the background.
5. The circuit of claim 4 wherein the means for making an initial assignment includes means for making the initial assignment for the background and foreground colors from a single range of possible gray levels.
6. The circuit of claim 1 wherein the means for making an initial assignment includes means for making the initial assignment for the background and foreground colors from a single range of possible gray levels.
7. A contrast enhancing method for mapping color signals into signals for driving a display which is capable of displaying levels of gray comprising the steps of:
making an initial assignment of foreground and background colors to levels of gray;
determining if the separation between the foreground level of gray and the background level of gray produced by said initial assignment exceeds a predetermined separation threshold; and
increasing said separation when said threshold is not exceeded by said separation by modifying said initially assigned values without modifying values for levels of gray for alternate foreground and background colors which exceed said separation.
8. The method recited in claim 7 where said separation is increased by making the background still darker if the background is darker than the foreground.
9. The method of claim 8 wherein the step of making an initial assignment further includes the step of assigning the levels of gray to the foreground and to the background from a single range of gray scale levels.
10. The method of claim 7 where said separation is increased by making the foreground still lighter if the foreground is lighter than the background.
11. The method of claim 10 wherein the step of making an initial assignment further includes the step of assigning the levels of gray to the foreground and to the background from a single range of gray scale levels.
12. The method of claim 7 wherein the step of making an initial assignment further includes the step of assigning the levels of gray to the foreground and to the background from a single range of gray scale levels.
13. A system for translating a plurality of color signals into a plurality of signals for driving a display which is capable of displaying shades of gray, comprising:
means for making an initial assignment of numeric values to said color signals, said numeric values designating preselected shades of gray and a particular numeric value representative of a particular gray scale level;
means for testing a contrast between a gray scale level combination produced by said initial assignment to determine if said contrast meets a prespecified criteria; and
means, operative if said contrast does not meet said prespecified criteria, for arithmetically operating on said numeric values of said initial assignment in order to enhance said contrast,
said arithmetically operating means further including means for operating on only a gray scale level of said gray scale level combination to be displayed which does not meet said prespecified criteria, without altering any values for alternate gray scale level combinations which meet said prespecified criteria.
14. A contrast enhancing method for translating a plurality of color signals into a plurality of signals for driving a display which is capable of displaying shades of gray, comprising the steps of:
making an initial assignment of numeric values to said color signals, said numeric values designating preselected shades of gray and a particular numeric value representative of a particular gray scale level;
testing a contrast between a gray scale level combination produced by said initial assignment to determine if said contrast meets a prespecified criteria; and
operating arithmetically on said initial assignment if said contrast does not meet said prespecified criteria, in order to enhance said contrast,
said operating step further including the step of operating on only a gray scale level of said gray scale level combination to be displayed which does not meet said prespecified criteria, without altering any values for alternate gray scale level combinations which meet said prespecified criteria.
US07/409,269 1988-01-15 1989-09-18 Color to monochrome conversion Expired - Lifetime US4977398A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US07/409,269 US4977398A (en) 1988-01-15 1989-09-18 Color to monochrome conversion
US07/584,308 US5245327A (en) 1988-01-15 1990-09-18 Color to monochrome conversion

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14484988A 1988-01-15 1988-01-15
US07/409,269 US4977398A (en) 1988-01-15 1989-09-18 Color to monochrome conversion

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US14484988A Continuation 1988-01-15 1988-01-15

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US07/584,308 Continuation US5245327A (en) 1988-01-15 1990-09-18 Color to monochrome conversion

Publications (1)

Publication Number Publication Date
US4977398A true US4977398A (en) 1990-12-11

Family

ID=26842419

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/409,269 Expired - Lifetime US4977398A (en) 1988-01-15 1989-09-18 Color to monochrome conversion

Country Status (1)

Country Link
US (1) US4977398A (en)

Cited By (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5023603A (en) * 1989-02-21 1991-06-11 Mitsubishi Denki Kabushiki Kaisha Display control device
US5122784A (en) * 1988-09-14 1992-06-16 International Business Machines Corporation Method and apparatus for color conversion
US5155478A (en) * 1988-04-22 1992-10-13 International Business Machines Corporation Method and apparatus for converting gray scale
WO1992022887A1 (en) * 1991-06-17 1992-12-23 Chips And Technologies, Inc. Method and apparatus for improved color to monochrome conversion
US5245327A (en) * 1988-01-15 1993-09-14 Chips And Technologies, Incorporated Color to monochrome conversion
US5270688A (en) * 1990-12-12 1993-12-14 Apple Computer, Inc. Apparatus for generating a cursor or other overlay which contrasts with the background on a computer output display
US5412800A (en) * 1989-05-25 1995-05-02 Cirrus Logic, Inc. System for running incompatible graphics programs
US5442375A (en) * 1993-03-25 1995-08-15 Toshiba America Information Systems, Inc. Method and apparatus for identifying color usage on a monochrome display
US5450097A (en) * 1989-06-07 1995-09-12 Mitsubishi Denki Kabushiki Kaisha Picture data processing device with preferential selection among a plurality of source
US5457772A (en) * 1992-10-13 1995-10-10 Hewlett-Packard Company Method to convert bitmaps to monochrome data
US5548689A (en) * 1992-10-13 1996-08-20 Hewlett-Packard Company Method to convert bitmaps to monochrome data
US5619342A (en) * 1995-11-30 1997-04-08 Hewlett-Packard Company Method for determinig a destination pixel location from an arbitrary source pixel location during scaling of a bit map image
US6016137A (en) * 1995-01-30 2000-01-18 International Business Machines Corporation Method and apparatus for producing a semi-transparent cursor on a data processing display
US6025829A (en) * 1996-10-28 2000-02-15 Welch Allyn, Inc. Image generator for video display
US6040818A (en) * 1989-08-11 2000-03-21 International Business Machines Corporation Method and apparatus for displaying pixels on a display device
US6124842A (en) * 1989-10-06 2000-09-26 Canon Kabushiki Kaisha Display apparatus
US6315669B1 (en) * 1998-05-27 2001-11-13 Nintendo Co., Ltd. Portable color display game machine and storage medium for the same
US20020018121A1 (en) * 1999-04-16 2002-02-14 Peter Fasciano Method and system for calibrating color correction instructions between color correction devices
US6633687B1 (en) 1999-09-10 2003-10-14 Intel Corporation Method and apparatus for image contrast modulation
US6810463B2 (en) 2000-05-24 2004-10-26 Nintendo Co., Ltd. Gaming machine that is usable with different game cartridge types
US20050207641A1 (en) * 2004-03-16 2005-09-22 Xerox Corporation Color to grayscale conversion method and apparatus
US20060094512A1 (en) * 2004-03-31 2006-05-04 Nintendo Co., Ltd. Game console and emulator for the game console
US7445551B1 (en) 2000-05-24 2008-11-04 Nintendo Co., Ltd. Memory for video game system and emulator using the memory
US7771280B2 (en) 2004-03-31 2010-08-10 Nintendo Co., Ltd. Game console connector and emulator for the game console
US7837558B2 (en) 2004-03-31 2010-11-23 Nintendo Co., Ltd. Game console and emulator for the game console
US20110166968A1 (en) * 2010-01-06 2011-07-07 Richard Yin-Ching Houng System and method for activating display device feature
US8267780B2 (en) 2004-03-31 2012-09-18 Nintendo Co., Ltd. Game console and memory card
CN103208266A (en) * 2012-01-17 2013-07-17 三星电子株式会社 Display System With Image Conversion Mechanism And Method Of Operation Thereof
US8861867B2 (en) * 2008-08-14 2014-10-14 Adobe Systems Incorporated Reuse of image processing information
US9323056B2 (en) 2009-12-17 2016-04-26 Bae Systems Plc Method of aligning a helmet mounted display
US11278793B2 (en) 2004-03-31 2022-03-22 Nintendo Co., Ltd. Game console

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4236175A (en) * 1978-02-15 1980-11-25 U.S. Philips Corporation Converter circuit and monochrome picture display device comprising such a converter circuit
US4382254A (en) * 1980-06-18 1983-05-03 Nixdorf Computer Corporation Video display control circuitry
US4481529A (en) * 1981-06-01 1984-11-06 U.S. Philips Corporation Tricolor video signal generator, such as a video game, usable _with a monochrome picture display device
US4688031A (en) * 1984-03-30 1987-08-18 Wang Laboratories, Inc. Monochromatic representation of color images
US4703318A (en) * 1984-03-30 1987-10-27 Wang Laboratories, Inc. Character-based monochromatic representation of color images
US4725833A (en) * 1985-02-28 1988-02-16 Kabushiki Kaisha Toshiba Tone control device in monochromatic tone display apparatus
US4727414A (en) * 1984-12-07 1988-02-23 Ncr Corporation Circuit for converting digital signals representing color information into analog voltage level signals with enhanced contrast between foreground and background
US4755954A (en) * 1984-05-21 1988-07-05 Elscint Ltd. Intensity level windowing system for image displays

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4236175A (en) * 1978-02-15 1980-11-25 U.S. Philips Corporation Converter circuit and monochrome picture display device comprising such a converter circuit
US4382254A (en) * 1980-06-18 1983-05-03 Nixdorf Computer Corporation Video display control circuitry
US4481529A (en) * 1981-06-01 1984-11-06 U.S. Philips Corporation Tricolor video signal generator, such as a video game, usable _with a monochrome picture display device
US4688031A (en) * 1984-03-30 1987-08-18 Wang Laboratories, Inc. Monochromatic representation of color images
US4703318A (en) * 1984-03-30 1987-10-27 Wang Laboratories, Inc. Character-based monochromatic representation of color images
US4755954A (en) * 1984-05-21 1988-07-05 Elscint Ltd. Intensity level windowing system for image displays
US4727414A (en) * 1984-12-07 1988-02-23 Ncr Corporation Circuit for converting digital signals representing color information into analog voltage level signals with enhanced contrast between foreground and background
US4725833A (en) * 1985-02-28 1988-02-16 Kabushiki Kaisha Toshiba Tone control device in monochromatic tone display apparatus

Non-Patent Citations (8)

* Cited by examiner, † Cited by third party
Title
A Gair, Tonal Values: How to See Them, How to Paint Them, Quatro Publishing, 1987, pp. 6 7, and 18 33. *
A Gair, Tonal Values: How to See Them, How to Paint Them, Quatro Publishing, 1987, pp. 6-7, and 18-33.
Options & Adapters Technical Reference: IBM Color/Graphics Monitor Adapter, Publication S229 6912 00, P/N 6322509, Commercially Available from IBM Corporation, pp. 111 134. *
Options & Adapters Technical Reference: IBM Color/Graphics Monitor Adapter, Publication S229-6912-00, P/N 6322509, Commercially Available from IBM Corporation, pp. 111-134.
P. Norton, Inside the IBM PC, Prentice Hall, 1986, pp. 63 64, 170 175, 184 195, 203 207, and 258 260. *
P. Norton, Inside the IBM PC, Prentice Hall, 1986, pp. 63-64, 170-175, 184-195, 203-207, and 258-260.
PC Convertible, Technical Reference, Publication No. SA23 1047, Commercially Available from IBM Corporation, pp. 2 45 through 2 62. *
PC Convertible, Technical Reference, Publication No. SA23-1047, Commercially Available from IBM Corporation, pp. 2-45 through 2-62.

Cited By (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5245327A (en) * 1988-01-15 1993-09-14 Chips And Technologies, Incorporated Color to monochrome conversion
US5155478A (en) * 1988-04-22 1992-10-13 International Business Machines Corporation Method and apparatus for converting gray scale
US5122784A (en) * 1988-09-14 1992-06-16 International Business Machines Corporation Method and apparatus for color conversion
US5023603A (en) * 1989-02-21 1991-06-11 Mitsubishi Denki Kabushiki Kaisha Display control device
US5412800A (en) * 1989-05-25 1995-05-02 Cirrus Logic, Inc. System for running incompatible graphics programs
US5619227A (en) * 1989-06-07 1997-04-08 Mitsubishi Denki Kabushiki Kaisha Picture data processing device with preferential selection among a plurality of sources
US5450097A (en) * 1989-06-07 1995-09-12 Mitsubishi Denki Kabushiki Kaisha Picture data processing device with preferential selection among a plurality of source
US6040818A (en) * 1989-08-11 2000-03-21 International Business Machines Corporation Method and apparatus for displaying pixels on a display device
US6124842A (en) * 1989-10-06 2000-09-26 Canon Kabushiki Kaisha Display apparatus
US5270688A (en) * 1990-12-12 1993-12-14 Apple Computer, Inc. Apparatus for generating a cursor or other overlay which contrasts with the background on a computer output display
WO1992022887A1 (en) * 1991-06-17 1992-12-23 Chips And Technologies, Inc. Method and apparatus for improved color to monochrome conversion
US5548689A (en) * 1992-10-13 1996-08-20 Hewlett-Packard Company Method to convert bitmaps to monochrome data
US5457772A (en) * 1992-10-13 1995-10-10 Hewlett-Packard Company Method to convert bitmaps to monochrome data
US5442375A (en) * 1993-03-25 1995-08-15 Toshiba America Information Systems, Inc. Method and apparatus for identifying color usage on a monochrome display
US6016137A (en) * 1995-01-30 2000-01-18 International Business Machines Corporation Method and apparatus for producing a semi-transparent cursor on a data processing display
US5619342A (en) * 1995-11-30 1997-04-08 Hewlett-Packard Company Method for determinig a destination pixel location from an arbitrary source pixel location during scaling of a bit map image
US6025829A (en) * 1996-10-28 2000-02-15 Welch Allyn, Inc. Image generator for video display
US6315669B1 (en) * 1998-05-27 2001-11-13 Nintendo Co., Ltd. Portable color display game machine and storage medium for the same
US6322447B1 (en) * 1998-05-27 2001-11-27 Nintendo Co., Ltd. Portable color display game machine and storage medium for the same
US20050020361A1 (en) * 1998-05-27 2005-01-27 Nintendo Co., Ltd. Hand-held display system and display method and storage medium therefor
US7137894B2 (en) 1998-05-27 2006-11-21 Nintendo Co., Ltd. Hand-held display system and display method and storage medium therefor
US20020018121A1 (en) * 1999-04-16 2002-02-14 Peter Fasciano Method and system for calibrating color correction instructions between color correction devices
US6757010B2 (en) * 1999-04-16 2004-06-29 Avid Technology, Inc. Method and system for calibrating color correction instructions between color correction devices
US6633687B1 (en) 1999-09-10 2003-10-14 Intel Corporation Method and apparatus for image contrast modulation
US6810463B2 (en) 2000-05-24 2004-10-26 Nintendo Co., Ltd. Gaming machine that is usable with different game cartridge types
US20040268042A1 (en) * 2000-05-24 2004-12-30 Nintendo Co., Ltd. Information processing device and peripheral devices used therewith
US7445551B1 (en) 2000-05-24 2008-11-04 Nintendo Co., Ltd. Memory for video game system and emulator using the memory
US7760934B2 (en) 2004-03-16 2010-07-20 Xerox Corporation Color to grayscale conversion method and apparatus utilizing a high pass filtered chrominance component
US20050207641A1 (en) * 2004-03-16 2005-09-22 Xerox Corporation Color to grayscale conversion method and apparatus
US7382915B2 (en) 2004-03-16 2008-06-03 Xerox Corporation Color to grayscale conversion method and apparatus
US20080181491A1 (en) * 2004-03-16 2008-07-31 Xerox Corporation Color to grayscale conversion method and apparatus
US7988556B2 (en) 2004-03-31 2011-08-02 Nintendo Co., Ltd. Game console and emulator for the game console
US8337304B2 (en) 2004-03-31 2012-12-25 Nintendo Co., Ltd. Game console
US7837558B2 (en) 2004-03-31 2010-11-23 Nintendo Co., Ltd. Game console and emulator for the game console
US11278793B2 (en) 2004-03-31 2022-03-22 Nintendo Co., Ltd. Game console
US20060094512A1 (en) * 2004-03-31 2006-05-04 Nintendo Co., Ltd. Game console and emulator for the game console
US8016681B2 (en) 2004-03-31 2011-09-13 Nintendo Co., Ltd. Memory card for a game console
US8267780B2 (en) 2004-03-31 2012-09-18 Nintendo Co., Ltd. Game console and memory card
US7771280B2 (en) 2004-03-31 2010-08-10 Nintendo Co., Ltd. Game console connector and emulator for the game console
US10722783B2 (en) 2004-03-31 2020-07-28 Nintendo Co., Ltd. Game console
US10173132B2 (en) 2004-03-31 2019-01-08 Nintendo Co., Ltd. Game console
US8972658B2 (en) 2004-03-31 2015-03-03 Nintendo Co., Ltd. Game console and memory card
US8861867B2 (en) * 2008-08-14 2014-10-14 Adobe Systems Incorporated Reuse of image processing information
US9323056B2 (en) 2009-12-17 2016-04-26 Bae Systems Plc Method of aligning a helmet mounted display
US20110166968A1 (en) * 2010-01-06 2011-07-07 Richard Yin-Ching Houng System and method for activating display device feature
CN103208266B (en) * 2012-01-17 2017-04-26 三星电子株式会社 Display System With Image Conversion Mechanism And Method Of Operation Thereof
CN103208266A (en) * 2012-01-17 2013-07-17 三星电子株式会社 Display System With Image Conversion Mechanism And Method Of Operation Thereof

Similar Documents

Publication Publication Date Title
US4977398A (en) Color to monochrome conversion
US5245327A (en) Color to monochrome conversion
KR910005367B1 (en) Display controller for crt/plasma display apparatus
CA1250379A (en) Method and apparatus for providing anti-aliased edges in pixel-mapped computer graphics
US4772881A (en) Pixel mapping apparatus for color graphics display
US5119086A (en) Apparatus and method for gray scale display
EP0387550B1 (en) Display control device
EP0752695A2 (en) Method and apparatus for simultaneously displaying graphics and video data on a computer display
EP0452796A2 (en) Antialiased pixel based display system for lines and solids
US5522082A (en) Graphics display processor, a graphics display system and a method of processing graphics data with control signals connected to a central processing unit and graphics circuits
AU8082191A (en) Method and system for displaying color on a computer output device using dithering techniques
JPH03114097A (en) Display system
US4908779A (en) Display pattern processing apparatus
US5638090A (en) Window-dependent brightness/tint control for video digital-to-analog converters
US20030234810A1 (en) Graphical user interface for color correction using curves
EP0224940B1 (en) Emulation attribute mapping for a color video display
US4833462A (en) Raster-scanned cathode ray tube display with cross-hair cursor
US5229762A (en) Gradation conversion system for converting color display data into gradation display data
EP0433881B1 (en) Dynamic palette loading opcode system for pixel based display
US5140312A (en) Display apparatus
US6088016A (en) Dithering method and apparatus using ramp probability logic
WO1989006851A1 (en) Color to monochrome conversion
US4931785A (en) Display apparatus
KR19990042901A (en) Digital TV lookup table processing device and method thereof
US5283554A (en) Mode switching system for a pixel based display unit

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

CC Certificate of correction
FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FEPP Fee payment procedure

Free format text: PAT HLDR NO LONGER CLAIMS SMALL ENT STAT AS SMALL BUSINESS (ORIGINAL EVENT CODE: LSM2); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 8

FEPP Fee payment procedure

Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

AS Assignment

Owner name: CHIPS AND TECHNOLOGIES, LLC, CALIFORNIA

Free format text: MERGER;ASSIGNOR:CHIPS AND TECHNOLOGIES, INC.;REEL/FRAME:011333/0503

Effective date: 19981030

AS Assignment

Owner name: INTEL CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHIPS AND TECHNOLOGIES, LLC;REEL/FRAME:011449/0081

Effective date: 20010103

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: CHIPS AND TECHNOLOGIES, LLC, CALIFORNIA

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE APPLICATION NUMBER FROM 09/207,014 TO 09/027,014 PREVIOUSLY RECORDED AT REEL: 011333 FRAME: 0503. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:CHIPS AND TECHNOLOGIES, INC.;REEL/FRAME:038824/0619

Effective date: 19981030