US5164333A - Method for manufacturing a multi-layer gate electrode for a mos transistor - Google Patents

Method for manufacturing a multi-layer gate electrode for a mos transistor Download PDF

Info

Publication number
US5164333A
US5164333A US07/692,692 US69269291A US5164333A US 5164333 A US5164333 A US 5164333A US 69269291 A US69269291 A US 69269291A US 5164333 A US5164333 A US 5164333A
Authority
US
United States
Prior art keywords
layer
diffusion barrier
producing
doped polysilicon
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
US07/692,692
Inventor
Udo Schwalke
Hellmut Joswig
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Assigned to SIEMENS AKTIENGESELLSCHAFT, A GERMAN CORPORATION reassignment SIEMENS AKTIENGESELLSCHAFT, A GERMAN CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST. Assignors: SCHWALKE, UDO, JOSWIG, HELLMUT
Application granted granted Critical
Publication of US5164333A publication Critical patent/US5164333A/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
    • H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
    • H01L29/4941—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a barrier layer between the silicon and the metal or metal silicide upper layer, e.g. Silicide/TiN/Polysilicon
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials

Definitions

  • the present invention is directed generally to a method for manufacturing a multilayer gate electrode containing doped polysilicon and metal silicide in a MOS transistor.
  • CMOS technology simultaneous silicidation of gate regions and source/drain regions is gaining in significance.
  • the reduction in sheet resistivity and contact resistance of the gate electrode, as well of the source/drain terminals, that is thereby achieved contributes to an improvement in transistor performance.
  • This method is referred to as the SALICIDE process (or self aligned silicide) and is known, for example form a publication by M.E. Alperin et al., "Development of the Self-Aligned Titanium Silicide Process for VLSI Applications", IEEE Transactions on Electron Devices, Vol. ED-32, no. 2, p. 141-149 (1985).
  • a metal such as titanium is deposited surface-wide on the surface of the source or the drain regions, as well as onto a doped polysilicon structure that is arranged above the gate oxide and that forms part of the gate electrode.
  • a formation of silicide occurs on the exposed silicon surfaces; in other words, on the doped polysilicon structure as well as on the surface of the source/drain regions.
  • unreacted metal is preserved on the surfaces that are masked with an oxide or a nitride.
  • the metal and the potential reaction products are removed with an etchant that selectively removes only the metal relative to the silicide.
  • an etchant that selectively removes only the metal relative to the silicide.
  • dopant depletion occurs during the tempering process.
  • dopant depletion refers to a flow-back of dopant out of the silicon regions into the silicide. This effect is especially pronounced in the doped polysilicon structure due to the rapid grain boundary diffusion.
  • the reason for the dopant depletion is that parasitic metal-to-dopant reactions occur simultaneously with the formation of the metal silicide.
  • Stable metal-dopant compounds such as TiB 2 , are formed in this metal-to-dopant reaction.
  • the dopant depletion also leads to changes in the electron affinity and, thus, to shifts in the cutoff voltage.
  • the dopant depletion can be influenced by a limitation of the annealing temperature budget.
  • the reduction of the temperature budget means a significant limitation in the process management. Only slight improvements with respect to the dopant depletion can be achieved with this measure, so that the limitation of the process management involved here does not seem justifiable.
  • the dopant depletion may be influenced by a reduction of the silicide thickness.
  • a reduction in the silicide thickness leads to reduction in the conductivity of the gate electrode. Over and above this, the temperature stability of this silicide is also deteriorated (see further the publication by R. Burmester et al., "Reduction of Titanium Silicide Degradation During Borophosphosilicate Glass Reflow", Conference Proceedings ESSDERC 89, pages 233-236 (Springer Verlag, 1989, edited by Heuberger, Ryssel, Lange)).
  • the metal silicide structure is formed of the silicon structure and of the metal layer arranged thereabove.
  • the doped polysilicon structure is separated from the metal layer by the diffusion barrier structure and by the silicon structure. Since the diffusion of dopant from the polysilicon structure in the direction of the metal layer is prevented by the diffusion barrier structure, a metal-to-dopant reaction which would cause a dopant depletion cannot occur during the tempering process.
  • TiN is preferred.
  • TiN has an adequately good barrier effect.
  • the barrier effect of the TiN barrier is further improved by a temperature treatment at, for example, 500° C.-700° C. or, for example, in a rapid thermal annealing (RTA) step following the deposition of the TiN material.
  • RTA rapid thermal annealing
  • the manufacturing method of the present invention is compatible with the traditional SALICIDE process.
  • a SALICIDE process the metal layer is applied so that it is simultaneously covering the multi-layer structure and the prescribed locations on the substrate for a source terminal and for a drain terminal.
  • the source and drain regions are previously produced by implantation or by diffusion by using either an externally aligned or a self-aligned mask.
  • the multi-layer structure is suitable for use as a self-aligned mask.
  • the source and drain terminals then form from the metal layer where the metal is in contact with the silicon surface of the source or drain region.
  • Further developments of the invention include applying the metal layer so that it simultaneously covers the multi-layer structure and prescribed locations on the substrate for a source terminal and a drain terminal.
  • This process may be further characterized in that the source region and the drain region are produced in a substrate by ion implantation before the application of the metal layer so that the multi-layer structure acts as an implantation mask.
  • the multi-layer structure of the present invention may be produced by the following steps: Producing a gate oxide layer on the substrate; applying a doped polysilicon layer on the gate oxide layer; applying a diffusion barrier layer of the material of the diffusion barrier structure onto the doped polysilicon layer; depositing a silicon cover layer onto the diffusion barrier layer; and following a photo technique, producing a multi-layer structure by anisotropic re-etching of the silicon cover layer, the diffusion barrier layer and the doped polysilicon layer.
  • This may be further characterized by producing a diffusion barrier layer of TiN, and subjecting the diffusion barrier layer to a temperature treatment before deposing the silicon covering layer.
  • a surface-wide uniform insulating layer may be produced for manufacturing the spacers, the spacers being formed therefrom by subsequent anisotropic re-etching.
  • multilayer gate electrodes composed of a polysilicon layer, of a titanium nitride layer, and of a metal silicide layer of a refractory metal in a MOS transistor is known from Patent Abstracts of Japan, Vol. 11, No. 320 (E-552) (2767) Oct. 17, 1987, JPA-62-111466. This reference is directed to preventing the destruction due to diffusion of titanium into the gate oxide. Furthermore, a MOS transistor is not produced in a SALICIDE process.
  • FIG. 1 is a schematic cross section of a multi-layer structure for producing a multi-layer gate electrode using a SALICIDE process in accordance with the principles of the present invention
  • FIG. 2 is the schematic cross section of the structure shown in FIG. 1 after a dry etching process
  • FIG. 3 is the schematic cross section of the structure shown in FIG. 2 after the application of spacers
  • FIG. 4 is the schematic cross section of the structure of FIG. 3 after the application of a metal layer
  • FIG. 5 is the schematic cross section of the structure of FIG. 4 after selective silicide formation.
  • FIG. 6 is the schematic cross section of the structure of FIG. 5 after the removal of the metal layer.
  • FIGS. 1 through 6 show steps of a SALICIDE process for producing a multi-layer gate electrode which suppresses dopant depletion.
  • a substrate 1 of, for example, silicon has field oxide regions 2 and a gate oxide layer 3 applied thereto.
  • the field oxide regions 2 separate the illustrated active region from other active regions (not shown) on the substrate 1.
  • a doped polysilicon layer 4 is deposited surface-wide, or at least area-wide, on the substrate 1.
  • the doped polysilicon layer 4 has a thickness of approximately 300 nm and a doping concentration of 1 ⁇ 10 20 B/cm 3 .
  • a diffusion barrier layer 5 is produced surface-wide over the doped polysilicon layer 4, the diffusion barrier layer 5 being composed of, for example, TiN and being of a thickness of, for example, 10 through 40 nm.
  • a silicon cover layer 6 Over the top of the diffusion barrier layer 5 is applied a silicon cover layer 6. This silicon cover layer 6 is either of amorphous or of polycrystalline silicon and has a thickness of approximately 80 through 100 nm.
  • the silicon cover layer 6, the diffusion barrier layer 5, the doped polysilicon layer 4, and the gate oxide layer 3 are structured, or shaped, in a dry etching process into an appropriate shape for a gate electrode of a MOS transistor.
  • side wall coverings 8 are produced at the side walls of the multi-layer structure 7, the side wall coverings 8 also being referred to as spacers.
  • the spacers 8 are composed of, for example, SiO 2 and are produced by conformal deposition of a SiO 2 layer and subsequent anisotropic re-etching of the SiO 2 layer (although this is not shown in detail) so that the spacers 8 remain.
  • source and drain regions 9 are produced by implantation of, for example, arsenic or boron in the exposed areas of the substrate 1, as shown in FIG. 3.
  • a metal layer 10 is applied surface-wide, or at least area-wide, onto the surface of the field oxide regions 2, the source and drain regions 9, the spacers 8, and the silicon structure 6a.
  • the metal layer is composed, for example, of titanium and has a thickness of, for example, 40 to 60 nm.
  • the substrate and the adjoining layers are subjected to a tempering step at, for example, 700° C. which causes selected silicide formation at the boundary surfaces between the metal layer 10 and the silicon of the material. These boundary surfaces are situated at the source and drain regions 9 where the metal layer 10 meets the substrate 1, as well on the silicon structure 6a. Since the silicon structure 6a is to be completely silicidated, to guarantee a complete silicidation of the silicon structure 6a up to the diffusion barrier structure 5a, the metal layer 10 must be sufficiently thick that at least an adequate quantity of the metal is available, and preferably an excess thereof, over the silicon structure 6a.
  • the metal layer 10 of, for example, titanium must have a thickness of at least 40 nm thereover.
  • the tempering step also referred to as a silicidation step, converts the silicon structure 6a into a metal silicide structure 12. Together with the diffusion barrier structure 5a and the doped polysilicon structure 4a, the metal silicide structure 12 forms a multi-layer gate electrode 13. This tempering step also causes the formation of source and drain terminals 11 of metal silicide at the surfaces of the source and drain regions 9.
  • the non-reacted metal of the metal layer 10 and potential reaction products are selectively removed relative to the metal silicide structure 12 and the source and drain terminals 11 in an etching process as the final step.
  • This etching is performed with, for example, NH 4 OH/H 2 O 2 /H 2 O.
  • the metal silicide of the metal silicide structure 12 and the source and drain terminals 11 is converted into a stable phase to produce the final structure of FIG. 6.

Abstract

A multi-layer gate electrode is provided to prevent dopant depletion of a polysilicon in the manufacture of the electrode containing doped polysilicon and metal silicide. First, a multi-layer structure is produced containing a doped polysilicon structure, a diffusion barrier structure and a silicon structure. After deposition of a metal layer covering the multi-layer structure, a metal silicide structure is produced from the silicon structure and the metal layer in a tempering process. The diffusion barrier structure thereby prevents diffusion of dopant out of the polysilicon structure into the metal silicide structure. This may be used in a salicide process.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention is directed generally to a method for manufacturing a multilayer gate electrode containing doped polysilicon and metal silicide in a MOS transistor.
2. Description of the Related Art
In CMOS technology, simultaneous silicidation of gate regions and source/drain regions is gaining in significance. The reduction in sheet resistivity and contact resistance of the gate electrode, as well of the source/drain terminals, that is thereby achieved contributes to an improvement in transistor performance. This method is referred to as the SALICIDE process (or self aligned silicide) and is known, for example form a publication by M.E. Alperin et al., "Development of the Self-Aligned Titanium Silicide Process for VLSI Applications", IEEE Transactions on Electron Devices, Vol. ED-32, no. 2, p. 141-149 (1985). According to this reference, a metal, such as titanium, is deposited surface-wide on the surface of the source or the drain regions, as well as onto a doped polysilicon structure that is arranged above the gate oxide and that forms part of the gate electrode. When subject to designational tempering, a formation of silicide occurs on the exposed silicon surfaces; in other words, on the doped polysilicon structure as well as on the surface of the source/drain regions. By contrast, unreacted metal is preserved on the surfaces that are masked with an oxide or a nitride. The metal and the potential reaction products are removed with an etchant that selectively removes only the metal relative to the silicide. Thus, only the silicidated gate electrode and source/drain terminals remain.
A significant disadvantage of this method is that a dopant depletion occurs during the tempering process. In this context, dopant depletion refers to a flow-back of dopant out of the silicon regions into the silicide. This effect is especially pronounced in the doped polysilicon structure due to the rapid grain boundary diffusion.
The reason for the dopant depletion is that parasitic metal-to-dopant reactions occur simultaneously with the formation of the metal silicide. Stable metal-dopant compounds, such as TiB2, are formed in this metal-to-dopant reaction.
When the dopant concentration in the doped polysilicon which forms part of the gate electrode falls below approximately 5×10-19 cm-3, in other words, when the doped polysilicon structure no longer contains degenerated doped polysilicon, then a space charge zone is formed in the gate electrode. This effect is referred to as gate depletion and is known, for example, from the publication by C.Y. Wong et al., "Doping of N+ and P+ Polysilicon in a Dual-Gate CMOS Process", Technical Digest IEDM 88, pages 238 through 241 (1988).
In an article by R.A. Chapman et al., "0.5 Micron CMOS for High Performance at 3.3 V", Technical Digest IEDM 88, pages 52 through 55 (1988), it is known that the dopant depletion in the doped polysilicon structure causes a reduction of the saturation drain current. It also deteriorates the below threshold behavior.
The dopant depletion also leads to changes in the electron affinity and, thus, to shifts in the cutoff voltage.
In the publication by H. Hayashida et al., "Dopant Redistribution in Dual Gate W-Polycide CMOS and its Improvement by RTA", Conference Proceedings VLSI Symposium, pages 29-30 (1989) and in a publication by B. Davari et al., "A High Performance 0.25 μm CMOS Technology", Technical Digest IEDM 88, Pages 56-59 (1988) is disclosed measures which attempt to suppress the dopant depletion.
In the foregoing Hayashida et al. reference, it is disclosed that the dopant depletion can be influenced by a limitation of the annealing temperature budget. The reduction of the temperature budget, however, means a significant limitation in the process management. Only slight improvements with respect to the dopant depletion can be achieved with this measure, so that the limitation of the process management involved here does not seem justifiable.
In the D. Davari et al. reference cited above is disclosed that the dopant depletion may be influenced by a reduction of the silicide thickness. A reduction in the silicide thickness, however, leads to reduction in the conductivity of the gate electrode. Over and above this, the temperature stability of this silicide is also deteriorated (see further the publication by R. Burmester et al., "Reduction of Titanium Silicide Degradation During Borophosphosilicate Glass Reflow", Conference Proceedings ESSDERC 89, pages 233-236 (Springer Verlag, 1989, edited by Heuberger, Ryssel, Lange)).
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a method for silicidation of a gate electrode containing doped polysilicon which avoids dopant depletion of the polysilicon and is also simultaneously compatible with a SALICIDE process.
This and other objects and advantages of the invention are achieved by a method for manufacturing a multi-layer gate electrode containing doped polysilicon and metal silicide in a MOS transistor which incorporates the following steps:
a) Generating a multi-layer structure on a substrate provided with a gate oxide, the structure being generated at a location prescribed for the multi-layer gate electrode, the multi-layer structure including a doped polysilicon structure on the substrate, a diffusion barrier structure being on the doped polysilicon structure and a silicon structure being on the diffusion barrier structure;
b) Producing spacers at the side walls of the multi-layer structure;
c) Applying a metal layer to the substrate having a multi-layer structure;
d) Producing a metal silicide from the metal layer and the silicon structure with a temperature treatment; and
e) Producing the diffusion barrier structure of a material that prevents a diffusion out of the polysilicon structure into the metal silicide structure.
In the method of the present invention, the metal silicide structure is formed of the silicon structure and of the metal layer arranged thereabove. The doped polysilicon structure is separated from the metal layer by the diffusion barrier structure and by the silicon structure. Since the diffusion of dopant from the polysilicon structure in the direction of the metal layer is prevented by the diffusion barrier structure, a metal-to-dopant reaction which would cause a dopant depletion cannot occur during the tempering process.
As a particularly suitable material for the diffusion barrier structure, TiN is preferred. In addition to having a good electrical conductivity and thermal stability, even in an oxidizing temperature of up to approximately 950° C., TiN has an adequately good barrier effect. The barrier effect of the TiN barrier is further improved by a temperature treatment at, for example, 500° C.-700° C. or, for example, in a rapid thermal annealing (RTA) step following the deposition of the TiN material. Given use of the TiN layer as a diffusion barrier structure, conventional reoxidations, spacer technologies and source/drain temperings are possible as a result of the good temperature stability of this material.
The manufacturing method of the present invention is compatible with the traditional SALICIDE process. In a SALICIDE process, the metal layer is applied so that it is simultaneously covering the multi-layer structure and the prescribed locations on the substrate for a source terminal and for a drain terminal. The source and drain regions are previously produced by implantation or by diffusion by using either an externally aligned or a self-aligned mask. The multi-layer structure is suitable for use as a self-aligned mask. In the tempering step, the source and drain terminals then form from the metal layer where the metal is in contact with the silicon surface of the source or drain region.
Further developments of the invention include applying the metal layer so that it simultaneously covers the multi-layer structure and prescribed locations on the substrate for a source terminal and a drain terminal. This process may be further characterized in that the source region and the drain region are produced in a substrate by ion implantation before the application of the metal layer so that the multi-layer structure acts as an implantation mask.
The multi-layer structure of the present invention may be produced by the following steps: Producing a gate oxide layer on the substrate; applying a doped polysilicon layer on the gate oxide layer; applying a diffusion barrier layer of the material of the diffusion barrier structure onto the doped polysilicon layer; depositing a silicon cover layer onto the diffusion barrier layer; and following a photo technique, producing a multi-layer structure by anisotropic re-etching of the silicon cover layer, the diffusion barrier layer and the doped polysilicon layer. This may be further characterized by producing a diffusion barrier layer of TiN, and subjecting the diffusion barrier layer to a temperature treatment before deposing the silicon covering layer. In addition, a surface-wide uniform insulating layer may be produced for manufacturing the spacers, the spacers being formed therefrom by subsequent anisotropic re-etching.
The use of multilayer gate electrodes composed of a polysilicon layer, of a titanium nitride layer, and of a metal silicide layer of a refractory metal in a MOS transistor is known from Patent Abstracts of Japan, Vol. 11, No. 320 (E-552) (2767) Oct. 17, 1987, JPA-62-111466. This reference is directed to preventing the destruction due to diffusion of titanium into the gate oxide. Furthermore, a MOS transistor is not produced in a SALICIDE process.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a schematic cross section of a multi-layer structure for producing a multi-layer gate electrode using a SALICIDE process in accordance with the principles of the present invention;
FIG. 2 is the schematic cross section of the structure shown in FIG. 1 after a dry etching process;
FIG. 3 is the schematic cross section of the structure shown in FIG. 2 after the application of spacers;
FIG. 4 is the schematic cross section of the structure of FIG. 3 after the application of a metal layer;
FIG. 5 is the schematic cross section of the structure of FIG. 4 after selective silicide formation; and
FIG. 6 is the schematic cross section of the structure of FIG. 5 after the removal of the metal layer.
DESCRIPTION OF THE PREFERRED EMBODIMENTS
FIGS. 1 through 6 show steps of a SALICIDE process for producing a multi-layer gate electrode which suppresses dopant depletion.
In FIG. 1, a substrate 1 of, for example, silicon has field oxide regions 2 and a gate oxide layer 3 applied thereto. The field oxide regions 2 separate the illustrated active region from other active regions (not shown) on the substrate 1. A doped polysilicon layer 4 is deposited surface-wide, or at least area-wide, on the substrate 1. The doped polysilicon layer 4 has a thickness of approximately 300 nm and a doping concentration of 1×1020 B/cm3. A diffusion barrier layer 5 is produced surface-wide over the doped polysilicon layer 4, the diffusion barrier layer 5 being composed of, for example, TiN and being of a thickness of, for example, 10 through 40 nm. Over the top of the diffusion barrier layer 5 is applied a silicon cover layer 6. This silicon cover layer 6 is either of amorphous or of polycrystalline silicon and has a thickness of approximately 80 through 100 nm.
With reference to FIG. 2, the silicon cover layer 6, the diffusion barrier layer 5, the doped polysilicon layer 4, and the gate oxide layer 3 are structured, or shaped, in a dry etching process into an appropriate shape for a gate electrode of a MOS transistor. This forms a doped polysilicon structure 4a from the doped polysilicon layer 4, a diffusion barrier structure 5a from the diffusion barrier layer 5, and a silicon structure 6a from the silicon cover layer 6, which together form a multi-layer structure 7.
In the following step shown in FIG. 3, side wall coverings 8 are produced at the side walls of the multi-layer structure 7, the side wall coverings 8 also being referred to as spacers. The spacers 8 are composed of, for example, SiO2 and are produced by conformal deposition of a SiO2 layer and subsequent anisotropic re-etching of the SiO2 layer (although this is not shown in detail) so that the spacers 8 remain.
Using the multi-layer structure 7 provided with the spacers 8 and the adjoining field oxide regions 2 as a self-aligned mask, source and drain regions 9 are produced by implantation of, for example, arsenic or boron in the exposed areas of the substrate 1, as shown in FIG. 3.
In FIG. 4, a metal layer 10 is applied surface-wide, or at least area-wide, onto the surface of the field oxide regions 2, the source and drain regions 9, the spacers 8, and the silicon structure 6a. The metal layer is composed, for example, of titanium and has a thickness of, for example, 40 to 60 nm.
With reference to FIG. 5, the substrate and the adjoining layers are subjected to a tempering step at, for example, 700° C. which causes selected silicide formation at the boundary surfaces between the metal layer 10 and the silicon of the material. These boundary surfaces are situated at the source and drain regions 9 where the metal layer 10 meets the substrate 1, as well on the silicon structure 6a. Since the silicon structure 6a is to be completely silicidated, to guarantee a complete silicidation of the silicon structure 6a up to the diffusion barrier structure 5a, the metal layer 10 must be sufficiently thick that at least an adequate quantity of the metal is available, and preferably an excess thereof, over the silicon structure 6a. Given a thickness of the silicon structure 6a of, for example, 80 nm, the metal layer 10 of, for example, titanium must have a thickness of at least 40 nm thereover. The tempering step, also referred to as a silicidation step, converts the silicon structure 6a into a metal silicide structure 12. Together with the diffusion barrier structure 5a and the doped polysilicon structure 4a, the metal silicide structure 12 forms a multi-layer gate electrode 13. This tempering step also causes the formation of source and drain terminals 11 of metal silicide at the surfaces of the source and drain regions 9.
In FIG. 6, the non-reacted metal of the metal layer 10 and potential reaction products are selectively removed relative to the metal silicide structure 12 and the source and drain terminals 11 in an etching process as the final step. This etching is performed with, for example, NH4 OH/H2 O2 /H2 O. In a possible further temperature step, the metal silicide of the metal silicide structure 12 and the source and drain terminals 11 is converted into a stable phase to produce the final structure of FIG. 6.
The effectiveness of a diffusion barrier structure of TiN with respect to the dopant depletion of boron was capable of being demonstrated with the assistance of measurements: upon the use of a diffusion barrier structure of TiN, a boron concentration in the doped polysilicon structure that was higher by about on order of magnitude (a factor of 10) than in comparable, doped polysilicon structures without diffusion barrier structures was achieved after a tempering step at 900° C. for 5 minutes in an atmosphere of N2.
Although other modifications and changes may be suggested by those skilled in the art, it is the intention of the inventors to embody within the patent warranted hereon all changes and modifications as reasonably and properly come within the scope of their contribution to the art.

Claims (7)

We claim:
1. A method for producing a multi-layer gate electrode containing doped polysilicon and metal silicide in a MOS transistor, comprising the steps of:
producing a multi-layer structure having side walls on a substrate provided with a gate oxide, said multi-layer structure being produced at a location prescribed for a multi-layer gate electrode, said multi-layer structure including a doped polysilicon structure on said substrate, a diffusion barrier structure on said doped polysilicon structure and a silicon structure on said diffusion barrier structure;
producing spacers at said side walls of said multi-layer structure;
applying a metal layer onto said substrate and said multi-layer structure; and
producing a metal silicide structure from said metal layer and said silicon structure using a temperature treatment;
wherein said diffusion barrier structure is of a material which prevents diffusion of dopant from said polysilicon structure into said metal silicide structure.
2. A method as claimed in claim 1, wherein said metal layer is applied to simultaneously cover said multi-layer structure and prescribed locations on said substrate for a source terminal and a drain terminal.
3. A method as claimed in claim 2, further comprising the step of:
producing a source region and a drain region in said substrate by ion implantation before said step of applying said metal layer, including using said multi-layer structure as an implantation mask during said ion implantation.
4. A method as claimed in claim 1, wherein said multi-layer structure is produced by the steps of:
producing a gate oxide layer on said substrate;
applying a doped polysilicon layer onto said gate oxide layer;
applying a diffusion barrier layer onto said doped polysilicon layer, said diffusion barrier layer being of a material of said diffusion barrier structure;
depositing a silicon cover layer onto said diffusion barrier layer; and
following a photo technique, producing said multi-layer structure by anisotropic re-etching of said silicon cover layer, said diffusion barrier layer and said doped polysilicon layer.
5. A method as claimed in claim 4, wherein said diffusion barrier layer is of TiN and further comprising the step of:
subjecting said diffusion barrier layer to a temperature treatment before said step of depositing said silicon cover layer.
6. A method as claimed in claim 1, wherein said step of producing spacers includes the steps of:
producing a surface wide uniform insulating layer; and
forming said spacers by anisotropic re-etching of said insulating layer.
7. A method for producing a multi-layer gate electrode containing doped polysilicon and metal silicide in a MOS transistor, comprising the steps of:
producing a multi-layer structure having side walls on a substrate provided with a gate oxide, said multi-layer structure being produced at a location prescribed for a multi-layer gate electrode, said multi-layer structure including a doped polysilicon structure on said substrate, a diffusion barrier structure on said doped polysilicon structure and a silicon structure on said diffusion barrier structure;
producing spacers at said side walls of said multi-layer structure;
applying a metal layer onto said substrate and said multi-layer structure; and
producing a metal silicide structure from said metal layer and said silicon structure using a temperature treatment;
wherein said diffusion barrier structure is of a material which prevents diffusion of dopant from said polysilicon structure into said metal silicide structure, said diffusion barrier structure being composed of TiN.
US07/692,692 1990-06-19 1991-04-29 Method for manufacturing a multi-layer gate electrode for a mos transistor Expired - Fee Related US5164333A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE4019538 1990-06-19
DE4019538 1990-06-19

Publications (1)

Publication Number Publication Date
US5164333A true US5164333A (en) 1992-11-17

Family

ID=6408673

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/692,692 Expired - Fee Related US5164333A (en) 1990-06-19 1991-04-29 Method for manufacturing a multi-layer gate electrode for a mos transistor

Country Status (5)

Country Link
US (1) US5164333A (en)
EP (1) EP0463332B1 (en)
JP (1) JPH077151A (en)
KR (1) KR920001754A (en)
DE (1) DE59106892D1 (en)

Cited By (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5283453A (en) * 1992-10-02 1994-02-01 International Business Machines Corporation Trench sidewall structure
US5449631A (en) * 1994-07-29 1995-09-12 International Business Machines Corporation Prevention of agglomeration and inversion in a semiconductor salicide process
US5518958A (en) * 1994-07-29 1996-05-21 International Business Machines Corporation Prevention of agglomeration and inversion in a semiconductor polycide process
US5543362A (en) * 1995-03-28 1996-08-06 Motorola, Inc. Process for fabricating refractory-metal silicide layers in a semiconductor device
US5559047A (en) * 1994-06-29 1996-09-24 Nec Corporation Method of reliably manufacturing a semiconductor device having a titanium silicide nitride
US5599739A (en) * 1994-12-30 1997-02-04 Lucent Technologies Inc. Barrier layer treatments for tungsten plug
US5604140A (en) * 1995-05-22 1997-02-18 Lg Semicon, Co. Ltd. Method for forming fine titanium nitride film and method for fabricating semiconductor element using the same
US5656519A (en) * 1995-02-14 1997-08-12 Nec Corporation Method for manufacturing salicide semiconductor device
US5739046A (en) * 1994-09-30 1998-04-14 United Microelectronics Corporation Method of making a reliable barrier layer
US5776823A (en) * 1995-01-12 1998-07-07 Ibm Corporation Tasin oxygen diffusion barrier in multilayer structures
US5818092A (en) * 1996-02-15 1998-10-06 Intel Corporation Polycide film
US5923999A (en) * 1996-10-29 1999-07-13 International Business Machines Corporation Method of controlling dopant diffusion and metal contamination in thin polycide gate conductor of mosfet device
US6001718A (en) * 1997-09-30 1999-12-14 Kabushiki Kaisha Toshiba Semiconductor device having a ternary compound low resistive electrode
KR20000043197A (en) * 1998-12-28 2000-07-15 김영환 Method for fabricating gate electrode of semiconductor device
US6093589A (en) * 1996-05-10 2000-07-25 Integrated Device Technology, Inc. Methods for preventing gate oxide degradation
US6103607A (en) * 1998-09-15 2000-08-15 Lucent Technologies Manufacture of MOSFET devices
US6114196A (en) * 1999-01-11 2000-09-05 United Microelectronics Corp. Method of fabricating metal-oxide semiconductor transistor
US6211000B1 (en) * 1999-01-04 2001-04-03 Advanced Micro Devices Method of making high performance mosfets having high conductivity gate conductors
US6369423B2 (en) 1998-03-03 2002-04-09 Kabushiki Kaisha Toshiba Semiconductor device with a thin gate stack having a plurality of insulating layers
WO2002065523A1 (en) * 2001-02-12 2002-08-22 Advanced Micro Devices, Inc. Gate electrode silicidation layer
US20030030147A1 (en) * 2001-08-13 2003-02-13 Herner Scott Brad Low resistivity titanium silicide on heavily doped semiconductor
US6611032B2 (en) * 1999-06-15 2003-08-26 Micron Technology, Inc. Methods for forming wordlines, transistor gates, and conductive interconnects, and wordline, transistor gate, and conductive interconnect structures
US20030189253A1 (en) * 1999-06-11 2003-10-09 Schuegraf Klaus Florian Methods for forming wordlines, transistor gates, and conductive interonnects, and wordline, transistor gate, and conductive interconnect structures
US6882017B2 (en) * 1998-08-21 2005-04-19 Micron Technology, Inc. Field effect transistors and integrated circuitry
KR100713902B1 (en) * 2001-06-28 2007-05-07 주식회사 하이닉스반도체 Method for fabricating semiconductor device

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3045946B2 (en) * 1994-05-09 2000-05-29 インターナショナル・ビジネス・マシーンズ・コーポレイション Method for manufacturing semiconductor device
JP2907126B2 (en) * 1996-06-20 1999-06-21 日本電気株式会社 Semiconductor device and manufacturing method thereof
KR100897818B1 (en) * 2007-06-08 2009-05-15 주식회사 동부하이텍 Fully silicide silicon gate and method for fabricating the same

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4555842A (en) * 1984-03-19 1985-12-03 At&T Bell Laboratories Method of fabricating VLSI CMOS devices having complementary threshold voltages
US4562640A (en) * 1983-04-25 1986-01-07 Siemens Aktiengesellschaft Method of manufacturing stable, low resistance contacts in integrated semiconductor circuits
US4570328A (en) * 1983-03-07 1986-02-18 Motorola, Inc. Method of producing titanium nitride MOS device gate electrode
US4640004A (en) * 1984-04-13 1987-02-03 Fairchild Camera & Instrument Corp. Method and structure for inhibiting dopant out-diffusion
JPS62111466A (en) * 1985-11-09 1987-05-22 Toshiba Corp Semiconductor device
US4884123A (en) * 1987-02-19 1989-11-28 Advanced Micro Devices, Inc. Contact plug and interconnect employing a barrier lining and a backfilled conductor material
US4897368A (en) * 1987-05-21 1990-01-30 Matsushita Electric Industrial Co., Ltd. Method of fabricating a polycidegate employing nitrogen/oxygen implantation

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1306072C (en) * 1987-03-30 1992-08-04 John E. Cronin Refractory metal - titanium nitride conductive structures and processes for forming the same
US4974056A (en) * 1987-05-22 1990-11-27 International Business Machines Corporation Stacked metal silicide gate structure with barrier

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4570328A (en) * 1983-03-07 1986-02-18 Motorola, Inc. Method of producing titanium nitride MOS device gate electrode
US4562640A (en) * 1983-04-25 1986-01-07 Siemens Aktiengesellschaft Method of manufacturing stable, low resistance contacts in integrated semiconductor circuits
US4555842A (en) * 1984-03-19 1985-12-03 At&T Bell Laboratories Method of fabricating VLSI CMOS devices having complementary threshold voltages
US4640004A (en) * 1984-04-13 1987-02-03 Fairchild Camera & Instrument Corp. Method and structure for inhibiting dopant out-diffusion
JPS62111466A (en) * 1985-11-09 1987-05-22 Toshiba Corp Semiconductor device
US4884123A (en) * 1987-02-19 1989-11-28 Advanced Micro Devices, Inc. Contact plug and interconnect employing a barrier lining and a backfilled conductor material
US4897368A (en) * 1987-05-21 1990-01-30 Matsushita Electric Industrial Co., Ltd. Method of fabricating a polycidegate employing nitrogen/oxygen implantation

Non-Patent Citations (24)

* Cited by examiner, † Cited by third party
Title
"Simplified Lightly Doped Drain Process", IBM Technical Disclosure Bulletin, vol. 30, No. 12, May 1988, pp. 180-181.
Alperin, et al., "Development of the Self-Aligned . . . ", IEEE Trans. Elec. Dev., vol. ED-32, No. 2, Feb. 1985, pp. 141-149.
Alperin, et al., Development of the Self Aligned . . . , IEEE Trans. Elec. Dev., vol. ED 32, No. 2, Feb. 1985, pp. 141 149. *
Burmester, R., et al., "Reduction of Titanium Silicide Degradation . . . ", Conf. Proc. ESSDERC89, pp. 233-236.
Burmester, R., et al., Reduction of Titanium Silicide Degradation . . . , Conf. Proc. ESSDERC89, pp. 233 236. *
Chapman, R. et al., "0.5 Micron CMOS . . . ", IEEE IEDM Tech. Digest, 1988, pp. 52-55.
Chapman, R. et al., 0.5 Micron CMOS . . . , IEEE IEDM Tech. Digest, 1988, pp. 52 55. *
Davari, B. et al., "A High Performance 0.25 μm CMOS Technology", IEEE IEDM Tech. Digest 1988, pp. 56-59.
Davari, B. et al., A High Performance 0.25 m CMOS Technology , IEEE IEDM Tech. Digest 1988, pp. 56 59. *
Hayashida, H., et al., "Dopant Redistribution . . . ", Conf. Proc. VLSI Symposium, 1989, pp. 29-30.
Hayashida, H., et al., Dopant Redistribution . . . , Conf. Proc. VLSI Symposium, 1989, pp. 29 30. *
Heuberger, A., et al., "A Tin/TiSi2 Interconnect . . . ", Conf. Proc. ESSDERC 89, pp. 645-648.
Heuberger, A., et al., A Tin/TiSi 2 Interconnect . . . , Conf. Proc. ESSDERC 89, pp. 645 648. *
Ho, P. S., et al., "General Aspect of Barrier Layers . . . ", Thin Solid Films, 96 (1982), 301-316.
Ho, P. S., et al., General Aspect of Barrier Layers . . . , Thin Solid Films, 96 (1982), 301 316. *
Jones, N. J., et al., "Salicide with Buried Silicide Layer", IBM Tech. Disc. Bull., 27(2), Jul. 1984, pp. 1044-1045.
Jones, N. J., et al., Salicide with Buried Silicide Layer , IBM Tech. Disc. Bull., 27(2), Jul. 1984, pp. 1044 1045. *
Joshi, et al., "Novel Self-Aligned W/Tin/TiSi2 Contact", Appl. Phys. Lett. 54(17), Apr. 24, 1989, pp. 1672-1674.
Joshi, et al., Novel Self Aligned W/Tin/TiSi 2 Contact , Appl. Phys. Lett. 54(17), Apr. 24, 1989, pp. 1672 1674. *
Kobushi, et al., "A High Integrity and Low Resistance . . . ", Japanese J. App. Phys., 27(11), Nov. 1988, pp. L2158-L2160.
Kobushi, et al., A High Integrity and Low Resistance . . . , Japanese J. App. Phys., 27(11), Nov. 1988, pp. L2158 L2160. *
Simplified Lightly Doped Drain Process , IBM Technical Disclosure Bulletin, vol. 30, No. 12, May 1988, pp. 180 181. *
Wong, C., et al., "Doping of N+ and P+ Polysilicon . . . ", IEEE IEDM Tech. Digest, 1988, pp. 238-241.
Wong, C., et al., Doping of N and P Polysilicon . . . , IEEE IEDM Tech. Digest, 1988, pp. 238 241. *

Cited By (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5283453A (en) * 1992-10-02 1994-02-01 International Business Machines Corporation Trench sidewall structure
US5559047A (en) * 1994-06-29 1996-09-24 Nec Corporation Method of reliably manufacturing a semiconductor device having a titanium silicide nitride
US5449631A (en) * 1994-07-29 1995-09-12 International Business Machines Corporation Prevention of agglomeration and inversion in a semiconductor salicide process
US5518958A (en) * 1994-07-29 1996-05-21 International Business Machines Corporation Prevention of agglomeration and inversion in a semiconductor polycide process
US5739046A (en) * 1994-09-30 1998-04-14 United Microelectronics Corporation Method of making a reliable barrier layer
US5599739A (en) * 1994-12-30 1997-02-04 Lucent Technologies Inc. Barrier layer treatments for tungsten plug
US5776823A (en) * 1995-01-12 1998-07-07 Ibm Corporation Tasin oxygen diffusion barrier in multilayer structures
US5656519A (en) * 1995-02-14 1997-08-12 Nec Corporation Method for manufacturing salicide semiconductor device
US5543362A (en) * 1995-03-28 1996-08-06 Motorola, Inc. Process for fabricating refractory-metal silicide layers in a semiconductor device
US5604140A (en) * 1995-05-22 1997-02-18 Lg Semicon, Co. Ltd. Method for forming fine titanium nitride film and method for fabricating semiconductor element using the same
US5818092A (en) * 1996-02-15 1998-10-06 Intel Corporation Polycide film
US5861340A (en) * 1996-02-15 1999-01-19 Intel Corporation Method of forming a polycide film
US6093589A (en) * 1996-05-10 2000-07-25 Integrated Device Technology, Inc. Methods for preventing gate oxide degradation
US5923999A (en) * 1996-10-29 1999-07-13 International Business Machines Corporation Method of controlling dopant diffusion and metal contamination in thin polycide gate conductor of mosfet device
US6114736A (en) * 1996-10-29 2000-09-05 International Business Machines Corporation Controlled dopant diffusion and metal contamination in thin polycide gate conductor of MOSFET device
US6001718A (en) * 1997-09-30 1999-12-14 Kabushiki Kaisha Toshiba Semiconductor device having a ternary compound low resistive electrode
US6369423B2 (en) 1998-03-03 2002-04-09 Kabushiki Kaisha Toshiba Semiconductor device with a thin gate stack having a plurality of insulating layers
US6882017B2 (en) * 1998-08-21 2005-04-19 Micron Technology, Inc. Field effect transistors and integrated circuitry
US6939799B2 (en) 1998-08-21 2005-09-06 Micron Technology, Inc. Method of forming a field effect transistor and methods of forming integrated circuitry
US6103607A (en) * 1998-09-15 2000-08-15 Lucent Technologies Manufacture of MOSFET devices
KR20000043197A (en) * 1998-12-28 2000-07-15 김영환 Method for fabricating gate electrode of semiconductor device
US6211000B1 (en) * 1999-01-04 2001-04-03 Advanced Micro Devices Method of making high performance mosfets having high conductivity gate conductors
US6114196A (en) * 1999-01-11 2000-09-05 United Microelectronics Corp. Method of fabricating metal-oxide semiconductor transistor
US6797601B2 (en) 1999-06-11 2004-09-28 Micron Technology, Inc. Methods for forming wordlines, transistor gates, and conductive interconnects
US6812530B2 (en) 1999-06-11 2004-11-02 Micron Technology, Inc. Methods for forming wordlines, transistor gates, and conductive interconnects, and wordline, transistor gate, and conductive interconnect structures
US20030189253A1 (en) * 1999-06-11 2003-10-09 Schuegraf Klaus Florian Methods for forming wordlines, transistor gates, and conductive interonnects, and wordline, transistor gate, and conductive interconnect structures
US6730584B2 (en) 1999-06-15 2004-05-04 Micron Technology, Inc. Methods for forming wordlines, transistor gates, and conductive interconnects, and wordline, transistor gate, and conductive interconnect structures
US20040178437A1 (en) * 1999-06-15 2004-09-16 Schuegraf Klaus Florian Methods for forming wordlines, transistor gates, and conductive interconnects, and wordline, transistor gate, and conductive interconnect structures
US6611032B2 (en) * 1999-06-15 2003-08-26 Micron Technology, Inc. Methods for forming wordlines, transistor gates, and conductive interconnects, and wordline, transistor gate, and conductive interconnect structures
US6908803B2 (en) 1999-06-15 2005-06-21 Micron Technology, Inc. Methods for forming wordlines, transistor gates, and conductive interconnects, and wordline, transistor gate, and conductive interconnect structures
WO2002065523A1 (en) * 2001-02-12 2002-08-22 Advanced Micro Devices, Inc. Gate electrode silicidation layer
KR100713902B1 (en) * 2001-06-28 2007-05-07 주식회사 하이닉스반도체 Method for fabricating semiconductor device
US20030030148A1 (en) * 2001-08-13 2003-02-13 Herner Scott Brad Low resistivity titanium silicide on heavily doped semiconductor
US20030030147A1 (en) * 2001-08-13 2003-02-13 Herner Scott Brad Low resistivity titanium silicide on heavily doped semiconductor
US7144807B2 (en) * 2001-08-13 2006-12-05 Sandisk 3D Llc Low resistivity titanium silicide on heavily doped semiconductor
US7148570B2 (en) 2001-08-13 2006-12-12 Sandisk 3D Llc Low resistivity titanium silicide on heavily doped semiconductor

Also Published As

Publication number Publication date
JPH077151A (en) 1995-01-10
EP0463332B1 (en) 1995-11-15
KR920001754A (en) 1992-01-30
DE59106892D1 (en) 1995-12-21
EP0463332A1 (en) 1992-01-02

Similar Documents

Publication Publication Date Title
US5164333A (en) Method for manufacturing a multi-layer gate electrode for a mos transistor
US4808544A (en) LDD structure containing conductive layer between gate oxide and sidewall spacer
US5767004A (en) Method for forming a low impurity diffusion polysilicon layer
US5831319A (en) Conductive spacer lightly doped drain (LDD) for hot carrier effect (HCE) control
US6388296B1 (en) CMOS self-aligned strapped interconnection
US6057576A (en) Inverse-T tungsten gate apparatus
US5512502A (en) Manufacturing method for semiconductor integrated circuit device
US5103272A (en) Semiconductor device and a method for manufacturing the same
US5648673A (en) Semiconductor device having metal silicide film on impurity diffused layer or conductive layer
JP3153587B2 (en) Method of producing doped polycide layer on semiconductor substrate
US7344948B2 (en) Methods of forming transistors
JPH081957B2 (en) Method for manufacturing semiconductor device
US6784506B2 (en) Silicide process using high K-dielectrics
US6589821B2 (en) Methods of forming thin film transistors
US5942785A (en) Poly plug to reduce buried contact series resistance
US5432105A (en) Method for fabricating self-aligned polysilicon contacts on FET source/drain areas
US5998284A (en) Method for manufacturing semiconductor device
US6800901B2 (en) Process for the selective formation of salicide on active areas of MOS devices
JPH10144921A (en) Structure and manufacture of semiconductor device
US6287911B1 (en) Semiconductor device with silicide layers and fabrication method thereof
US6399485B1 (en) Semiconductor device with silicide layers and method of forming the same
US6200846B1 (en) Semiconductor device with capacitor formed on substrate and its manufacture method
JPS61224459A (en) Semiconductor device and manufacture thereof
JP3518059B2 (en) Method of manufacturing MIS transistor
JPH0330470A (en) Semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SIEMENS AKTIENGESELLSCHAFT, A GERMAN CORPORATION

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNORS:SCHWALKE, UDO;JOSWIG, HELLMUT;REEL/FRAME:005692/0971;SIGNING DATES FROM 19910328 TO 19910404

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Lapsed due to failure to pay maintenance fee

Effective date: 20001117

STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362