US5262029A - Method and system for clamping semiconductor wafers - Google Patents

Method and system for clamping semiconductor wafers Download PDF

Info

Publication number
US5262029A
US5262029A US07/440,478 US44047889A US5262029A US 5262029 A US5262029 A US 5262029A US 44047889 A US44047889 A US 44047889A US 5262029 A US5262029 A US 5262029A
Authority
US
United States
Prior art keywords
wafer
ring clamp
clamp
housing
ring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US07/440,478
Inventor
David Erskine
Randall S. Mundt
Dariush Rafinejad
Vernon W. H. Wong
Gerald Z. Yin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lam Research Corp
Original Assignee
Lam Research Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lam Research Corp filed Critical Lam Research Corp
Priority to US07/440,478 priority Critical patent/US5262029A/en
Application granted granted Critical
Publication of US5262029A publication Critical patent/US5262029A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/68721Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by edge clamping, e.g. clamping ring
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/458Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for supporting substrates in the reaction chamber
    • C23C16/4582Rigid and flat substrates, e.g. plates or discs
    • C23C16/4583Rigid and flat substrates, e.g. plates or discs the substrate being supported substantially horizontally
    • C23C16/4585Devices at or outside the perimeter of the substrate support, e.g. clamping rings, shrouds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/687Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
    • H01L21/68714Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
    • H01L21/68735Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by edge profile or support profile

Definitions

  • the present invention relates generally to semiconductor processing equipment and methods. More particularly, the invention relates to a method and apparatus for retaining a semiconductor wafer on a surface during processing operations, such as plasma etching.
  • Semiconductor processing operations such as plasma etching, ion implantation, chemical vapor deposition, and the like, frequently require that individual semiconductor wafers be retained on a flat or crowned surface, with a uniform and intimate contact being maintained between the wafer and the surface.
  • plasma etching requires that individual wafers be mounted on the exposed surface of an electrode located within a processing vessel. By positioning a second electrode proximate the exposed surface of the wafer and applying radio frequency energy to the electrodes, reactive plasma species are generated from introduced gases which will etch the surface according to well-known principles.
  • etch characteristics including directionality, selectivity, etch rate, and the like
  • the electrical and thermal environment proximate the semiconductor wafer be precisely controlled.
  • the semiconductor wafer be tightly and uniformly held in place against the adjacent electrode surface in order to provide uniform cooling of the wafer and to minimize variations in the electric field produced by the pair of electrodes. Any variations in the thermal profile of the wafer or in the characteristics of the electric field will result in a non-uniform etch which can reduce both the quality and yield of the integrated circuits being produced.
  • U.S. Pat. No. 4,340,462 describes a plasma reactor having parallel, spaced-apart electrodes where the electrodes are mounted on separate housings which are movable relative to each other to allow adjustment of the spacing between the electrodes. No clamping mechanism is provided for holding a wafer in place on the lower electrode.
  • U.S. Pat. No. 4,282,924 discloses an ion implantation apparatus. A semiconductor wafer is held on a platen by a clamping ring mounted on the platen itself.
  • 4,508,161 describes a method for holding a semiconductor wafer on a domed platen wherein the wafer is held about its periphery and a heat-conductive gas is introduced to the interstitial space between the wafer and the platen.
  • U.S. Pat. No. 4,603,466 describes a domed platen for holding a semiconductor wafer where the wafer is held by a circular clamp.
  • individual semiconductor wafers are retained against an adjacent surface, typically the electrode of a plasma etch reactor, by a ring clamp which is capable of being reciprocated relative to the surface.
  • a raised annular barrier is formed on the surface and defines a cavity for receiving the semiconductor wafer.
  • the ring clamp includes a first surface capable of mating with the raised annular barrier and a second surface capable of retaining the semiconductor wafer within the receiving cavity. Contact between the first surface on the ring clamp and the raised annular barrier assures proper alignment of the ring clamp so that a desired, uniform pressure can be applied by the second surface of the ring clamp at all times.
  • the ring clamp will be resiliently mounted on a reciprocating mechanism to allow sufficient freedom of movement to assure proper alignment. Also, the second surface of the ring clamp will be shaped to conform to the geometry of the particular semiconductor wafer being processed in order to minimize masking of the wafer during the processing operation.
  • the semiconductor reactor is a variable gap plasma reactor including a primary housing and a secondary housing.
  • An electrode capable of supporting the semiconductor wafer being processed is mounted in the primary housing, and a second electrode is mounted in the secondary housing.
  • the two housings may be precisely reciprocated relative to each other to provide a variable gap between the electrodes.
  • the ring clamp is resiliently mounted on the secondary housing, providing for an automatic clamping of the semiconductor wafer as the second housing is moved toward the first housing to provide the desired electrode gap.
  • the two aspects of the present invention will be combined as in the specific embodiment described hereinbelow.
  • the method of the present invention relies on precise positioning of the semiconductor wafer undergoing processing on the support surface, usually the electrode surface of a plasma etch reactor.
  • the wafer is positioned so that the edge flats are rotationally oriented in predefined locations.
  • a ring clamp having a peripheral geometry which corresponds precisely to that of the semiconductor wafer is then lowered to clamp the wafer onto the support surface. In this way, excess overhang of the ring clamp resulting in undesired masking of the semiconductor wafer surface is avoided.
  • the ring clamp will extend over the wafer by a distance no greater than about 0.15 cm in the radial direction at any location on the wafer periphery.
  • the method and apparatus of the present invention enjoys a number of advantages when compared with previous wafer clamping systems.
  • the present invention provides a highly uniform clamping pressure about the periphery of the wafer, resulting in an even thermal contact with the underlying electrode surface and improved etch uniformity.
  • the conformal design of the clamp plate also minimizes the masking of the wafer during processing (thus maximizing device yield) and helps prevent unwanted arcing between the wafer and the reactor vessel at high power levels.
  • the design of the present invention is also compatible with variable gap plasma reactors and has been designed to display minimal impact on the flow of reactant gases within the reactor vessel.
  • the present invention further provides for low particulate generation during use (by minimizing the contact area between moving parts and providing for containment of any particles which are produced), and minimizes the effects of any leakage of backside cooling gases because of the broad width of the ring clamp.
  • the ring clamp is self-aligning with respect to the wafer, reducing the close mechanical tolerances required in most previous systems and contributing to the reduction and wafer masking by the ring clamp.
  • FIG. 1 is a cross-sectional view of a variable gap plasma reactor employing a clamping mechanism constructed in accordance with the principles of the present invention.
  • FIG. 2 is a detail view taken from section 2--2 in FIG. 1.
  • FIG. 3 is a detail view taken from section 3--3 in FIG. 1.
  • FIG. 3A is a detail view similar to FIG. 3, taken along line 3A--3A in FIG. 4.
  • FIG. 4 is a top view of the ring clamp employed in the embodiment of FIG. 1.
  • a plasma etch reactor 10 includes a primary housing 12 and a secondary housing 14.
  • Primary housing 12 includes a cylindrical wall 16 and a base plate 18 extending across the lower open end of the cylindrical body 16.
  • the secondary housing 14 includes a cylindrical body 20 and an electrode assembly 22 extending across the open lower end of the cylindrical body 20.
  • Secondary housing 14 is reciprocatably mounted within the upper end of the cylindrical body 16 of the primary housing 12.
  • O-ring seals 24 are provided to help maintain a vacuum in a reaction chamber 30 defined between the lower surface of the electrode assembly 22 and the upper surface of a first electrode 32 mounted on the base plate 18.
  • a mechanism for reciprocating the secondary housing 14 relative to the primary housing 12 is schematically illustrated by adjustment screws 34. Particular mechanisms for adjusting the gap between the electrodes in the plasma reactor 10 of the present invention are described in the patent literature. See, for example, U.S. Pat. No. 4,340,462, the entire disclosure of which is incorporated herein by reference.
  • a shroud ring 36 formed from an inert, low-dielectric material, such as Teflon®, will be provided around the lower end of the secondary housing 14.
  • the lower end of the shroud ring 36 includes a taper or indentation 38 which provides clearance for a shoulder 40 formed on the interior surface of the cylindrical body 16 of the primary housing 12.
  • the shroud ring is provided to help contain the plasma generated in reaction chamber 30 and to prevent arcing with cylindrical wall 16.
  • the first electrode 32 includes a raised pedestal region 44 which will generally have a circular periphery slightly larger than the diameter of the semiconductor wafer to be treated, typically having a diameter in the range from about 0.15 to 1.0 mm greater than the wafer diameter.
  • the upper surface of the raised pedestal region 44 may be flat (as illustrated) or crowned and is intended to receive a semiconductor wafer thereon.
  • the use of crowned support surfaces for semiconductor wafers in plasma etching and other applications is known in the prior art, as described in U.S. Pat. Nos. 4,508,161 and 4,603,466, the entire disclosures of which are incorporated herein by reference.
  • the electrode 44 will be composed of a thermally and electrically conductive material, typically being aluminum or an aluminum alloy.
  • the raised pedestal region 44 is circumscribed about its periphery by a raised annular barrier 46.
  • the upper end of the raised annular barrier 46 will extend above the upper surface of the electrode 32 by a distance d which is less than the thickness of a semiconductor wafer w (FIG. 3) to be processed.
  • the distance d will be in the range from about 0.15 to 0.6 mm, more typically being in the range from about 0.2 to 0.5 mm.
  • the raised annular barrier 46 circumscribing the raised pedestal region 44 defines a generally circular cavity 50 having a diameter just slightly larger than the semiconductor wafer w to be processed and a depth slightly less than said semiconductor wafer.
  • a system 60 for supplying a coolant gas, such as hydrogen or helium, into the interstitial region created between the wafer and the first electrode 32 when the wafer is mounted thereon.
  • Gas supply system 60 includes inlet and outlet connections 32 which are connected by port 64 to a plenum 68.
  • the plenum supplies gas to the upper surface of the electrode 32.
  • the gas vents from the periphery of the electrode 32 and is withdrawn through a plenum 70 which surrounds the electrode 32.
  • the clamping mechanism of the present invention helps assure that gas which vents about the periphery of the wafer w will not adversely affect the process occurring in the reaction chamber 30.
  • the raised annular barrier 46 is circumscribed by an electrode focus ring 72 which acts to modify the electric field around the wafer.
  • the material, shape, and construction of the focus ring can be changed to either focus or diffuse the plasma as required by the etching process.
  • a clamp ring 80 includes a peripheral overhang 82 having a lower surface 84 which will engage the peripheral edge of wafer w when the ring 80 is lowered (as illustrated in FIG. 1).
  • the clamp ring 80 includes a second surface 86 which is inclined to form a conical section about the lower end of the primary aperture in the ring 80.
  • the surface 86 will mate with a chamfered surface 88 located about the outer periphery of the raised annular barrier 46. Mating between the conical surface 86 and the chamfered surface 88 helps assure the proper alignment of the clamp ring 80 relative to the wafer-holding cavity 50 on electrodes 32.
  • the clamp ring 80 is a generally circular plate composed of a rigid material and having a central opening 90.
  • the material may be an electrically conductive or non-conductive material, such as a coated aluminum, depending on the etching requirements.
  • the central opening 90 can have any peripheral geometry, but will usually correspond to the shape of a conventional semiconductor wafer, including irregular peripheral geometries such as flat edge regions which identify the particular crystalline orientation of the wafer. As illustrated in FIG. 4, the central opening 90 includes a single flat edge 92.
  • Semiconductor wafers may include one or two flat edges, which may be positioned at well-known rotational orientations along the periphery of the wafer.
  • the periphery of central opening 90 will be slightly smaller than the peripheral dimensions of the corresponding semiconductor wafer, typically providing an overhanging surface 84 which will overly approximately the outermost 0.15 cm of the semiconductor wafer w.
  • ring clamp 80 is sufficient to extend from the periphery of the wafer in cavity 50 to proximate the shroud ring 36.
  • any coolant gas leaking from under the periphery of the wafer will generally be prevented from flowing upward into the evacuated reaction chamber 30.
  • the ring 80 design is particularly advantageous.
  • the overhang 82 located adjacent the central opening 90 in the area of the flat region 92 will extend substantially further than the overhang 82 located about the circular periphery (as illustrated in FIG. 3). This is necessary, of course, so that the lower surface 84 of the overhang 82 will be able to extend to the flat edge of the wafer w to provide the desired uniform clamping about the entire edge region of the wafer. As the cavity 50 defined by the raised annular barrier 46 is circular, there will be a substantial gap 94 remaining the barrier 46 and the flat edge of the wafer w. The gap 92, however, is not found to adversely affect the processing characteristics of the plasma reactor 10.
  • the ring clamp 80 is resiliently or compliantly mounted on the secondary housing 14 by a plurality (six in the specific embodiment) of spring assemblies 100.
  • the spring assemblies 100 are mounted in a shoulder 102 formed about the lower end of the secondary housing 14.
  • a counterbore 104 in the shoulder 102 includes a peg 106 (which may be a separate plastic retainer piece) which receives one end of a spring 108.
  • a cylinder 110 formed from an lubricous material such as Kel-F® or Teflon® is mounted at the lower end of penetration 104 and held in place by a spring assembly retainer 112.
  • a plunger 114 is reciprocatably mounted within the cylinder 110 and includes an annular ring 116 which slides against the interior surface of the cylinder 110.
  • a peg 118 is formed on the upper end of the plunger 114 and receives the other end of the spring 108. In this way, the plunger 114 is spring-biased in the downward direction generally away from the secondary housing 14.
  • a retaining ring 120 is positioned at the lower end of cylinder 110 and acts to align the plunger 114.
  • the hole in clamp ring 80 which retains the plunger 114 is oversized, allowing the clamp ring to move horizontally relative to the plunger while still being held by washers 132.
  • the clamp ring 80 is able to precisely align with the raised annular barrier 46 on the first electrode 32, regardless of any misalignments which might be present elsewhere in the system.
  • the clamp ring 80 is held in place at the lower end of the plungers 14 by a retaining nut 130 and the pair of washers 132.
  • a plurality of support pegs (not illustrated) in channels 133 will raise to lift the wafer from a transfer arm of the support system.
  • the transfer arm will then be retracted and the support pegs lowered so that the semiconductor wafer w is correctly positioned in the cavity 50.
  • the upper housing 14 is lowered by the positioning screws 34 until the desired gap between the lower surface of electrode assembly 22 and upper surface of the wafer w is established.
  • the clamp ring 80 is positioned on the spring assemblies 100 so that the primary surface 84 of the ring engages the wafer before the secondary assembly is fully lowered.
  • the spring elements 108 will be compressed, applying an even force about the periphery of the clamp ring 80.
  • the clamp ring will be properly aligned as a result of the interaction of the secondary surface 84 of the ring 80 and the chamfered surface 88 of the raised annular barrier 46, and the pressure applied about the periphery of the wafer w will be substantially uniform.

Abstract

A wafer clamping mechanism includes a clamp ring having a central opening corresponding to the geometry of a conventional semiconductor wafer. An overhang located about the opening engages the corresponding semiconductor wafer when in place on an electrode of a plasma reactor. The clamp ring is resiliently mounted on a housing which holds a second electrode. The clamp ring is automatically engaged against the wafer as the spacing between the two electrodes is adjusted to a desired gap width. A raised annular barrier on the lower electrode circumscribes the wafer and engages a mating surface on the clamp ring in order to enhance alignment of the clamp.

Description

This is a continuation of application Ser. No. 07/197,535, filed May 23, 1988, now abandoned.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to semiconductor processing equipment and methods. More particularly, the invention relates to a method and apparatus for retaining a semiconductor wafer on a surface during processing operations, such as plasma etching.
Semiconductor processing operations, such as plasma etching, ion implantation, chemical vapor deposition, and the like, frequently require that individual semiconductor wafers be retained on a flat or crowned surface, with a uniform and intimate contact being maintained between the wafer and the surface. For example, plasma etching requires that individual wafers be mounted on the exposed surface of an electrode located within a processing vessel. By positioning a second electrode proximate the exposed surface of the wafer and applying radio frequency energy to the electrodes, reactive plasma species are generated from introduced gases which will etch the surface according to well-known principles.
In order to achieve and maintain uniform etch characteristics, including directionality, selectivity, etch rate, and the like, it is necessary that the electrical and thermal environment proximate the semiconductor wafer be precisely controlled. In particular, it is necessary that the semiconductor wafer be tightly and uniformly held in place against the adjacent electrode surface in order to provide uniform cooling of the wafer and to minimize variations in the electric field produced by the pair of electrodes. Any variations in the thermal profile of the wafer or in the characteristics of the electric field will result in a non-uniform etch which can reduce both the quality and yield of the integrated circuits being produced.
In order to provide uniform contact between an individual semiconductor wafer and an adjacent surface, various clamping systems have been proposed for use in plasma etchers and other semiconductor processing equipment. Such previous clamping systems have, however, suffered from numerous drawbacks which result in less than uniform contact between the semiconductor wafer and the adjacent surface. For example, the clamping mechanisms seldom provide for precise positioning of the clamping element over the semiconductor wafer. The resulting misalignment of the wafer and the clamp frequently results in a varying contact pressure around the periphery of the wafer. The varying pressure, in turn, affects the rate of heat transfer from the wafer, resulting in undesired temperature gradients across the wafer. Thus, even very minor misalignment can substantially contribute to a non-uniform etch of the wafer. In addition to problems associated with misalignment, previous clamping mechanisms have frequently included components located too closely to the electrodes and thus have directly contributed to the generation of non-uniform electric fields. Moreover, the clamping mechanisms frequently cover a substantial portion of the peripheral region of the semiconductor wafer, thus reducing the yield of product from each wafer. For example, the clamping mechanisms have frequently been sized to extend radially inward a distance sufficient to cover the peripheral gaps created by the edge flats found on semiconductor wafers. Such additional overhang greatly increases the area of the wafer which is masked during the etching operation. In addition, prior art clamping systems have generally been unsuitable for use with variable gap plasma etchers, and have frequently resulted in the generation of relatively large quantities of particulates. Such particulates can adversely affect the fabrication process when they enter into the reaction chamber.
It would thus be desirable to provide for a wafer clamping mechanism which overcomes the problems just set forth.
2. Description of the Background Art
U.S. Pat. No. 4,340,462 describes a plasma reactor having parallel, spaced-apart electrodes where the electrodes are mounted on separate housings which are movable relative to each other to allow adjustment of the spacing between the electrodes. No clamping mechanism is provided for holding a wafer in place on the lower electrode. U.S. Pat. No. 4,282,924 discloses an ion implantation apparatus. A semiconductor wafer is held on a platen by a clamping ring mounted on the platen itself. U.S. Pat. No. 4,508,161 describes a method for holding a semiconductor wafer on a domed platen wherein the wafer is held about its periphery and a heat-conductive gas is introduced to the interstitial space between the wafer and the platen. U.S. Pat. No. 4,603,466 describes a domed platen for holding a semiconductor wafer where the wafer is held by a circular clamp.
SUMMARY OF THE INVENTION
According to the present invention, individual semiconductor wafers are retained against an adjacent surface, typically the electrode of a plasma etch reactor, by a ring clamp which is capable of being reciprocated relative to the surface. In a first aspect of the invention, a raised annular barrier is formed on the surface and defines a cavity for receiving the semiconductor wafer. The ring clamp includes a first surface capable of mating with the raised annular barrier and a second surface capable of retaining the semiconductor wafer within the receiving cavity. Contact between the first surface on the ring clamp and the raised annular barrier assures proper alignment of the ring clamp so that a desired, uniform pressure can be applied by the second surface of the ring clamp at all times. Usually, the ring clamp will be resiliently mounted on a reciprocating mechanism to allow sufficient freedom of movement to assure proper alignment. Also, the second surface of the ring clamp will be shaped to conform to the geometry of the particular semiconductor wafer being processed in order to minimize masking of the wafer during the processing operation.
In a second aspect of the present invention, the semiconductor reactor is a variable gap plasma reactor including a primary housing and a secondary housing. An electrode capable of supporting the semiconductor wafer being processed is mounted in the primary housing, and a second electrode is mounted in the secondary housing. The two housings may be precisely reciprocated relative to each other to provide a variable gap between the electrodes. The ring clamp is resiliently mounted on the secondary housing, providing for an automatic clamping of the semiconductor wafer as the second housing is moved toward the first housing to provide the desired electrode gap. Preferably, the two aspects of the present invention will be combined as in the specific embodiment described hereinbelow.
The method of the present invention relies on precise positioning of the semiconductor wafer undergoing processing on the support surface, usually the electrode surface of a plasma etch reactor. The wafer is positioned so that the edge flats are rotationally oriented in predefined locations. A ring clamp having a peripheral geometry which corresponds precisely to that of the semiconductor wafer is then lowered to clamp the wafer onto the support surface. In this way, excess overhang of the ring clamp resulting in undesired masking of the semiconductor wafer surface is avoided. Usually, the ring clamp will extend over the wafer by a distance no greater than about 0.15 cm in the radial direction at any location on the wafer periphery.
The method and apparatus of the present invention enjoys a number of advantages when compared with previous wafer clamping systems. In particular, the present invention provides a highly uniform clamping pressure about the periphery of the wafer, resulting in an even thermal contact with the underlying electrode surface and improved etch uniformity. The conformal design of the clamp plate also minimizes the masking of the wafer during processing (thus maximizing device yield) and helps prevent unwanted arcing between the wafer and the reactor vessel at high power levels. The design of the present invention is also compatible with variable gap plasma reactors and has been designed to display minimal impact on the flow of reactant gases within the reactor vessel. The present invention further provides for low particulate generation during use (by minimizing the contact area between moving parts and providing for containment of any particles which are produced), and minimizes the effects of any leakage of backside cooling gases because of the broad width of the ring clamp. The ring clamp is self-aligning with respect to the wafer, reducing the close mechanical tolerances required in most previous systems and contributing to the reduction and wafer masking by the ring clamp.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a cross-sectional view of a variable gap plasma reactor employing a clamping mechanism constructed in accordance with the principles of the present invention.
FIG. 2 is a detail view taken from section 2--2 in FIG. 1.
FIG. 3 is a detail view taken from section 3--3 in FIG. 1.
FIG. 3A is a detail view similar to FIG. 3, taken along line 3A--3A in FIG. 4.
FIG. 4 is a top view of the ring clamp employed in the embodiment of FIG. 1.
DESCRIPTION OF THE SPECIFIC EMBODIMENTS
Referring now to FIG. 1, a plasma etch reactor 10 includes a primary housing 12 and a secondary housing 14. Primary housing 12 includes a cylindrical wall 16 and a base plate 18 extending across the lower open end of the cylindrical body 16. Similarly, the secondary housing 14 includes a cylindrical body 20 and an electrode assembly 22 extending across the open lower end of the cylindrical body 20.
Secondary housing 14 is reciprocatably mounted within the upper end of the cylindrical body 16 of the primary housing 12. O-ring seals 24 are provided to help maintain a vacuum in a reaction chamber 30 defined between the lower surface of the electrode assembly 22 and the upper surface of a first electrode 32 mounted on the base plate 18. A mechanism for reciprocating the secondary housing 14 relative to the primary housing 12 is schematically illustrated by adjustment screws 34. Particular mechanisms for adjusting the gap between the electrodes in the plasma reactor 10 of the present invention are described in the patent literature. See, for example, U.S. Pat. No. 4,340,462, the entire disclosure of which is incorporated herein by reference.
Usually, a shroud ring 36 formed from an inert, low-dielectric material, such as Teflon®, will be provided around the lower end of the secondary housing 14. The lower end of the shroud ring 36 includes a taper or indentation 38 which provides clearance for a shoulder 40 formed on the interior surface of the cylindrical body 16 of the primary housing 12. The shroud ring is provided to help contain the plasma generated in reaction chamber 30 and to prevent arcing with cylindrical wall 16.
Referring now to FIGS. 1 and 3, the first electrode 32 includes a raised pedestal region 44 which will generally have a circular periphery slightly larger than the diameter of the semiconductor wafer to be treated, typically having a diameter in the range from about 0.15 to 1.0 mm greater than the wafer diameter. The upper surface of the raised pedestal region 44 may be flat (as illustrated) or crowned and is intended to receive a semiconductor wafer thereon. The use of crowned support surfaces for semiconductor wafers in plasma etching and other applications is known in the prior art, as described in U.S. Pat. Nos. 4,508,161 and 4,603,466, the entire disclosures of which are incorporated herein by reference. The electrode 44 will be composed of a thermally and electrically conductive material, typically being aluminum or an aluminum alloy.
The raised pedestal region 44 is circumscribed about its periphery by a raised annular barrier 46. The upper end of the raised annular barrier 46 will extend above the upper surface of the electrode 32 by a distance d which is less than the thickness of a semiconductor wafer w (FIG. 3) to be processed. Typically, the distance d will be in the range from about 0.15 to 0.6 mm, more typically being in the range from about 0.2 to 0.5 mm. Thus, the raised annular barrier 46 circumscribing the raised pedestal region 44 defines a generally circular cavity 50 having a diameter just slightly larger than the semiconductor wafer w to be processed and a depth slightly less than said semiconductor wafer.
Usually, a system 60 will be provided for supplying a coolant gas, such as hydrogen or helium, into the interstitial region created between the wafer and the first electrode 32 when the wafer is mounted thereon. Gas supply system 60 includes inlet and outlet connections 32 which are connected by port 64 to a plenum 68. In turn, the plenum supplies gas to the upper surface of the electrode 32. The gas vents from the periphery of the electrode 32 and is withdrawn through a plenum 70 which surrounds the electrode 32. As will be described in more detail hereinafter, the clamping mechanism of the present invention helps assure that gas which vents about the periphery of the wafer w will not adversely affect the process occurring in the reaction chamber 30.
The raised annular barrier 46 is circumscribed by an electrode focus ring 72 which acts to modify the electric field around the wafer. The material, shape, and construction of the focus ring can be changed to either focus or diffuse the plasma as required by the etching process.
Referring now to FIGS. 1, 3, and 4, a clamp ring 80 includes a peripheral overhang 82 having a lower surface 84 which will engage the peripheral edge of wafer w when the ring 80 is lowered (as illustrated in FIG. 1). The clamp ring 80 includes a second surface 86 which is inclined to form a conical section about the lower end of the primary aperture in the ring 80. The surface 86 will mate with a chamfered surface 88 located about the outer periphery of the raised annular barrier 46. Mating between the conical surface 86 and the chamfered surface 88 helps assure the proper alignment of the clamp ring 80 relative to the wafer-holding cavity 50 on electrodes 32.
The clamp ring 80 is a generally circular plate composed of a rigid material and having a central opening 90. The material may be an electrically conductive or non-conductive material, such as a coated aluminum, depending on the etching requirements. The central opening 90 can have any peripheral geometry, but will usually correspond to the shape of a conventional semiconductor wafer, including irregular peripheral geometries such as flat edge regions which identify the particular crystalline orientation of the wafer. As illustrated in FIG. 4, the central opening 90 includes a single flat edge 92. Semiconductor wafers may include one or two flat edges, which may be positioned at well-known rotational orientations along the periphery of the wafer. The periphery of central opening 90 will be slightly smaller than the peripheral dimensions of the corresponding semiconductor wafer, typically providing an overhanging surface 84 which will overly approximately the outermost 0.15 cm of the semiconductor wafer w.
The width of ring clamp 80 is sufficient to extend from the periphery of the wafer in cavity 50 to proximate the shroud ring 36. Thus, any coolant gas leaking from under the periphery of the wafer will generally be prevented from flowing upward into the evacuated reaction chamber 30. As such leakage into chamber 30 would be detrimental, the ring 80 design is particularly advantageous.
Referring now to FIG. 3A, the overhang 82 located adjacent the central opening 90 in the area of the flat region 92 will extend substantially further than the overhang 82 located about the circular periphery (as illustrated in FIG. 3). This is necessary, of course, so that the lower surface 84 of the overhang 82 will be able to extend to the flat edge of the wafer w to provide the desired uniform clamping about the entire edge region of the wafer. As the cavity 50 defined by the raised annular barrier 46 is circular, there will be a substantial gap 94 remaining the barrier 46 and the flat edge of the wafer w. The gap 92, however, is not found to adversely affect the processing characteristics of the plasma reactor 10.
Referring now to FIGS. 1 and 2, mounting of the ring clamp 80 on the lower end of the secondary housing 14 will be described. The ring clamp 80 is resiliently or compliantly mounted on the secondary housing 14 by a plurality (six in the specific embodiment) of spring assemblies 100. The spring assemblies 100 are mounted in a shoulder 102 formed about the lower end of the secondary housing 14. A counterbore 104 in the shoulder 102 includes a peg 106 (which may be a separate plastic retainer piece) which receives one end of a spring 108. A cylinder 110 formed from an lubricous material such as Kel-F® or Teflon® is mounted at the lower end of penetration 104 and held in place by a spring assembly retainer 112. A plunger 114 is reciprocatably mounted within the cylinder 110 and includes an annular ring 116 which slides against the interior surface of the cylinder 110. A peg 118 is formed on the upper end of the plunger 114 and receives the other end of the spring 108. In this way, the plunger 114 is spring-biased in the downward direction generally away from the secondary housing 14. A retaining ring 120 is positioned at the lower end of cylinder 110 and acts to align the plunger 114. The hole in clamp ring 80 which retains the plunger 114 is oversized, allowing the clamp ring to move horizontally relative to the plunger while still being held by washers 132. Thus, as a result of both the limited horizontal movement and the vertical movement allowed by the spring 108, the clamp ring 80 is able to precisely align with the raised annular barrier 46 on the first electrode 32, regardless of any misalignments which might be present elsewhere in the system. The clamp ring 80 is held in place at the lower end of the plungers 14 by a retaining nut 130 and the pair of washers 132.
In operation, individual semiconductor wafers w are fed into the reaction chamber 30 (between the first electrode 32 and the electrode assembly 22) by a wafer transport system (not illustrated). It is necessary that the position and rotational orientation of the wafer be precisely controlled so that the wafer is correctly received within the cavity 50 and the edge flat(s) are correctly positioned so that the clamp 80 will be able to properly clamp the wafer. A suitable system for transporting wafers to the reactor 10 in the proper position is described in detail in U.S. Pat. No. 4,833,790 and entitled "Method and System for Locating and Positioning Circular Workpieces", the entire disclosure of which is incorporated herein by reference.
Once the wafer is brought to the appropriate position by the transport system, a plurality of support pegs (not illustrated) in channels 133 will raise to lift the wafer from a transfer arm of the support system. The transfer arm will then be retracted and the support pegs lowered so that the semiconductor wafer w is correctly positioned in the cavity 50.
Thereafter, the upper housing 14 is lowered by the positioning screws 34 until the desired gap between the lower surface of electrode assembly 22 and upper surface of the wafer w is established. The clamp ring 80 is positioned on the spring assemblies 100 so that the primary surface 84 of the ring engages the wafer before the secondary assembly is fully lowered. Thus, the spring elements 108 will be compressed, applying an even force about the periphery of the clamp ring 80. The clamp ring will be properly aligned as a result of the interaction of the secondary surface 84 of the ring 80 and the chamfered surface 88 of the raised annular barrier 46, and the pressure applied about the periphery of the wafer w will be substantially uniform. Once the secondary housing 14 is lowered to the desired position, the plasma etch reaction can be commenced.
Although the foregoing invention has been described in some detail by way of illustration and example for purposes of clarity of understanding, it will be obvious that certain changes and modifications may be practiced within the scope of the appended claims.

Claims (8)

What is claimed is:
1. A system for clamping a semiconductor wafer on a holder surface, said system comprising:
a raised annular barrier on the surface defining a cavity for receiving the semiconductor wafer, said annular barrier including an outer peripheral rim;
a ring clamp including a first surface capable of mating with the outer peripheral rim of the raised annular barrier and a second surface capable of retaining the wafer when said wafer is located within the cavity, whereby mating between the first surface of the ring clamp and the peripheral rim aligns the clamp with the cavity; and
means for reciprocating the ring clamp relative to the holding surface, whereby the first surface engages the barrier to align the ring clamp and the second surface engages the wafer to hold said wafer in place.
2. A system as in claim 1, further including a raised pedestal region on the holding surface, wherein the raised annular barrier circumscribes the raised pedestal region.
3. A system as in claim 1, wherein the outer peripheral rim of the raised annular barrier includes a chamfered periphery and wherein the first surface on the ring clamp is similarly chamfered to mate and align with the rim as the ring clamp and holding surface are brought together.
4. A system as in claim 1, wherein the raised annular barrier defines a circular cavity and the second surface on the ring clamp is shaped to conform to a semiconductor wafer having an irregular peripheral geometry.
5. A system as in claim 1, wherein the means for reciprocating the ring clamp relative to the holding surface includes a housing, means for reciprocating the housing relative to the holding surface, and means for resiliently attaching the ring clamp to the housing.
6. A system as in claim 5, wherein the holding surface is an electrode and means for reciprocating the ring clamp relative to the holding surface includes a second electrode mounted on the housing.
7. A system as in claim 5, wherein the means for resiliently attaching the ring clamp to the housing includes a plurality of spring assemblies secured about the outer periphery of the ring clamp.
8. A system as in claim 7, wherein each spring assembly comprises a lubricous cylinder, a plunger element reciprocatably mounted in the cylinder, and a spring element extending between the housing and the plunger element.
US07/440,478 1988-05-23 1989-11-21 Method and system for clamping semiconductor wafers Expired - Lifetime US5262029A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US07/440,478 US5262029A (en) 1988-05-23 1989-11-21 Method and system for clamping semiconductor wafers

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US19753588A 1988-05-23 1988-05-23
US07/440,478 US5262029A (en) 1988-05-23 1989-11-21 Method and system for clamping semiconductor wafers

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US19753588A Continuation 1988-05-23 1988-05-23

Publications (1)

Publication Number Publication Date
US5262029A true US5262029A (en) 1993-11-16

Family

ID=26892935

Family Applications (1)

Application Number Title Priority Date Filing Date
US07/440,478 Expired - Lifetime US5262029A (en) 1988-05-23 1989-11-21 Method and system for clamping semiconductor wafers

Country Status (1)

Country Link
US (1) US5262029A (en)

Cited By (109)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1995004373A1 (en) * 1993-07-30 1995-02-09 Lam Research Corporation Shadow clamp
US5405491A (en) * 1994-03-04 1995-04-11 Motorola Inc. Plasma etching process
US5460703A (en) * 1992-11-12 1995-10-24 Applied Materials, Inc. Low thermal expansion clamping mechanism
US5476548A (en) * 1994-06-20 1995-12-19 Applied Materials, Inc. Reducing backside deposition in a substrate processing apparatus through the use of a shadow ring
US5513594A (en) * 1993-10-20 1996-05-07 Mcclanahan; Adolphus E. Clamp with wafer release for semiconductor wafer processing equipment
US5578164A (en) * 1993-12-24 1996-11-26 Tokyo Electron Limited Plasma processing apparatus and method
US5609691A (en) * 1994-11-29 1997-03-11 Nec Corporation Plasma CVD apparatus for forming a thin film of uniform thickness
WO1997023898A1 (en) * 1995-12-22 1997-07-03 Lam Research Corporation Electrostatic clamp with lip seal for clamping substrates
WO1998028465A1 (en) * 1996-12-23 1998-07-02 Lam Research Corporation Inductively coupled plasma cvd
US5791895A (en) * 1994-02-17 1998-08-11 Novellus Systems, Inc. Apparatus for thermal treatment of thin film wafer
US5798904A (en) * 1996-06-28 1998-08-25 Lam Research Corporation High power electrostatic chuck contact
US5810931A (en) * 1996-07-30 1998-09-22 Applied Materials, Inc. High aspect ratio clamp ring
US5820723A (en) * 1996-06-05 1998-10-13 Lam Research Corporation Universal vacuum chamber including equipment modules such as a plasma generating source, vacuum pumping arrangement and/or cantilevered substrate support
US5838529A (en) * 1995-12-22 1998-11-17 Lam Research Corporation Low voltage electrostatic clamp for substrates such as dielectric substrates
US5841623A (en) * 1995-12-22 1998-11-24 Lam Research Corporation Chuck for substrate processing and method for depositing a film in a radio frequency biased plasma chemical depositing system
US5842690A (en) * 1995-12-14 1998-12-01 Samsung Electronics Co., Ltd. Semiconductor wafer anchoring device
US5851299A (en) * 1990-12-05 1998-12-22 Applied Materials, Inc. Passive shield for CVD wafer processing which provides frontside edge exclusion and prevents backside depositions
US5855687A (en) * 1990-12-05 1999-01-05 Applied Materials, Inc. Substrate support shield in wafer processing reactors
US5863376A (en) * 1996-06-05 1999-01-26 Lam Research Corporation Temperature controlling method and apparatus for a plasma processing chamber
US5883522A (en) * 1996-11-07 1999-03-16 National Semiconductor Corporation Apparatus and method for retaining a semiconductor wafer during testing
WO1999013126A1 (en) * 1997-09-12 1999-03-18 Applied Materials, Inc. Multiple edge deposition exclusion rings
US5885423A (en) * 1996-03-29 1999-03-23 Lam Research Corporation Cammed nut for ceramics fastening
US5948704A (en) * 1996-06-05 1999-09-07 Lam Research Corporation High flow vacuum chamber including equipment modules such as a plasma generating source, vacuum pumping arrangement and/or cantilevered substrate support
US5976309A (en) * 1996-12-17 1999-11-02 Lsi Logic Corporation Electrode assembly for plasma reactor
US5993594A (en) * 1996-09-30 1999-11-30 Lam Research Corporation Particle controlling method and apparatus for a plasma processing chamber
US6013155A (en) * 1996-06-28 2000-01-11 Lam Research Corporation Gas injection system for plasma processing
US6030666A (en) * 1997-03-31 2000-02-29 Lam Research Corporation Method for microwave plasma substrate heating
US6033585A (en) * 1996-12-20 2000-03-07 Lam Research Corporation Method and apparatus for preventing lightup of gas distribution holes
US6035868A (en) * 1997-03-31 2000-03-14 Lam Research Corporation Method and apparatus for control of deposit build-up on an inner surface of a plasma processing chamber
US6042687A (en) * 1997-06-30 2000-03-28 Lam Research Corporation Method and apparatus for improving etch and deposition uniformity in plasma semiconductor processing
US6044534A (en) * 1995-12-07 2000-04-04 Nec Corporation Semiconductor device manufacturing machine and method for manufacturing a semiconductor device by using the same manufacturing machine
US6048798A (en) * 1996-06-05 2000-04-11 Lam Research Corporation Apparatus for reducing process drift in inductive coupled plasma etching such as oxide layer
US6051122A (en) * 1997-08-21 2000-04-18 Applied Materials, Inc. Deposition shield assembly for a semiconductor wafer processing system
US6050216A (en) * 1998-08-21 2000-04-18 M.E.C. Technology, Inc. Showerhead electrode for plasma processing
US6095582A (en) * 1998-03-11 2000-08-01 Trusi Technologies, Llc Article holders and holding methods
US6159299A (en) * 1999-02-09 2000-12-12 Applied Materials, Inc. Wafer pedestal with a purge ring
US6165276A (en) * 1999-09-17 2000-12-26 United Microelectronics Corp. Apparatus for preventing plasma etching of a wafer clamp in semiconductor fabrication processes
US6168697B1 (en) * 1998-03-10 2001-01-02 Trusi Technologies Llc Holders suitable to hold articles during processing and article processing methods
US6170432B1 (en) 2000-01-24 2001-01-09 M.E.C. Technology, Inc. Showerhead electrode assembly for plasma processing
US6176931B1 (en) 1999-10-29 2001-01-23 International Business Machines Corporation Wafer clamp ring for use in an ionized physical vapor deposition apparatus
US6227140B1 (en) 1999-09-23 2001-05-08 Lam Research Corporation Semiconductor processing equipment having radiant heated ceramic liner
US6237528B1 (en) 2000-01-24 2001-05-29 M.E.C. Technology, Inc. Showerhead electrode assembly for plasma processing
WO2001046996A2 (en) * 1999-12-22 2001-06-28 Steag Microtech Gmbh Substrate holder
US6270862B1 (en) 1996-06-28 2001-08-07 Lam Research Corporation Method for high density plasma chemical vapor deposition of dielectric films
US6277198B1 (en) 1999-06-04 2001-08-21 Applied Materials, Inc. Use of tapered shadow clamp ring to provide improved physical vapor deposition system
US6297165B1 (en) * 1998-06-26 2001-10-02 Matsushita Electric Industrial Co., Ltd. Etching and cleaning methods
US6306244B1 (en) 1996-09-30 2001-10-23 Lam Research Corporation Apparatus for reducing polymer deposition on substrate support
US6364957B1 (en) 1997-10-09 2002-04-02 Applied Materials, Inc. Support assembly with thermal expansion compensation
US6377437B1 (en) 1999-12-22 2002-04-23 Lam Research Corporation High temperature electrostatic chuck
US6408786B1 (en) 1999-09-23 2002-06-25 Lam Research Corporation Semiconductor processing equipment having tiled ceramic liner
US20020086545A1 (en) * 2000-12-29 2002-07-04 O'donnell Robert J. Corrosion resistant component of semiconductor processing equipment and method of manufacture thereof
US6444083B1 (en) 1999-06-30 2002-09-03 Lam Research Corporation Corrosion resistant component of semiconductor processing equipment and method of manufacturing thereof
US20020142611A1 (en) * 2001-03-30 2002-10-03 O'donnell Robert J. Cerium oxide containing ceramic components and coatings in semiconductor processing equipment and methods of manufacture thereof
US6464843B1 (en) 1998-03-31 2002-10-15 Lam Research Corporation Contamination controlling method and apparatus for a plasma processing chamber
US6464795B1 (en) 1999-05-21 2002-10-15 Applied Materials, Inc. Substrate support member for a processing chamber
US6475336B1 (en) 2000-10-06 2002-11-05 Lam Research Corporation Electrostatically clamped edge ring for plasma processing
US6506254B1 (en) 2000-06-30 2003-01-14 Lam Research Corporation Semiconductor processing equipment having improved particle performance
US6533910B2 (en) 2000-12-29 2003-03-18 Lam Research Corporation Carbonitride coated component of semiconductor processing equipment and method of manufacturing thereof
US6537429B2 (en) 2000-12-29 2003-03-25 Lam Research Corporation Diamond coatings on reactor wall and method of manufacturing thereof
US20030089602A1 (en) * 1996-10-09 2003-05-15 Oki Electric Industry Co., Ltd. Semiconductor device, method of fabricating the same, and supttering apparatus
US6613442B2 (en) 2000-12-29 2003-09-02 Lam Research Corporation Boron nitride/yttria composite components of semiconductor processing equipment and method of manufacturing thereof
US6620520B2 (en) 2000-12-29 2003-09-16 Lam Research Corporation Zirconia toughened ceramic components and coatings in semiconductor processing equipment and method of manufacture thereof
US6669783B2 (en) 2001-06-28 2003-12-30 Lam Research Corporation High temperature electrostatic chuck
US20040002221A1 (en) * 2002-06-27 2004-01-01 O'donnell Robert J. Productivity enhancing thermal sprayed yttria-containing coating for plasma reactor
US6673198B1 (en) 1999-12-22 2004-01-06 Lam Research Corporation Semiconductor processing equipment having improved process drift control
US6709721B2 (en) 2001-03-28 2004-03-23 Applied Materials Inc. Purge heater design and process development for the improvement of low k film properties
US20040065358A1 (en) * 2000-10-24 2004-04-08 Thorsten Teutsch Treatment device for wafers
US6723214B2 (en) 1998-10-29 2004-04-20 Applied Materials, Inc. Apparatus for improved power coupling through a workpiece in a semiconductor wafer processing system
US20040083975A1 (en) * 2002-09-20 2004-05-06 Lam Research Corporation Apparatus for reducing polymer deposition on a substrate and substrate support
US6780787B2 (en) 2002-03-21 2004-08-24 Lam Research Corporation Low contamination components for semiconductor processing apparatus and methods for making components
US6786175B2 (en) 2001-08-08 2004-09-07 Lam Research Corporation Showerhead electrode design for semiconductor processing reactor
US20040173319A1 (en) * 2003-03-03 2004-09-09 Kawasaki Microelectronics, Inc. Quartz component for plasma processing apparatus and restoring method thereof
US6790242B2 (en) 2000-12-29 2004-09-14 Lam Research Corporation Fullerene coated component of semiconductor processing equipment and method of manufacturing thereof
US20040250766A1 (en) * 2003-04-30 2004-12-16 Tokyo Electron Limited Hybrid ball-lock attachment apparatus
US20050005859A1 (en) * 2001-12-13 2005-01-13 Akira Koshiishi Ring mechanism, and plasma processing device using the ring mechanism
US6890861B1 (en) 2000-06-30 2005-05-10 Lam Research Corporation Semiconductor processing equipment having improved particle performance
US20050150462A1 (en) * 2004-01-05 2005-07-14 Samsung Electronics Co., Ltd. Lift pin for used in semiconductor manufacturing facilities and method of manufacturing the same
US20060075969A1 (en) * 2004-10-13 2006-04-13 Lam Research Corporation Heat transfer system for improved semiconductor processing uniformity
US20070209931A1 (en) * 2006-03-07 2007-09-13 Miller Keith A Notched deposition ring
US20090004874A1 (en) * 2007-06-29 2009-01-01 Lam Research Corporation Inductively coupled dual zone processing chamber with single planar antenna
KR100886015B1 (en) 2007-05-15 2009-02-26 삼성전자주식회사 Dry cleaning method of semiconductor production device having muti-lifter
US20090163034A1 (en) * 2007-12-19 2009-06-25 Lam Research Corporation Composite showerhead electrode assembly for a plasma processing apparatus
US20100300623A1 (en) * 2009-05-29 2010-12-02 Takeharu Motokawa Plasma etching apparatus
US20100304571A1 (en) * 2007-12-19 2010-12-02 Larson Dean J Film adhesive for semiconductor vacuum processing apparatus
US20120042825A1 (en) * 2010-08-20 2012-02-23 Applied Materials, Inc. Extended life deposition ring
US20120067274A1 (en) * 2010-09-22 2012-03-22 Hitachi Kokusai Electric Inc. Film forming apparatus, wafer holder, and film forming method
US20120083130A1 (en) * 2010-10-05 2012-04-05 Skyworks Solutions, Inc. Apparatus and methods for shielding a plasma etcher electrode
US20120103257A1 (en) * 2010-10-29 2012-05-03 Applied Materials, Inc. Deposition ring and electrostatic chuck for physical vapor deposition chamber
US20120164257A1 (en) * 2009-08-24 2012-06-28 Essilor International (Compagnie Generale D'optique) Device for thermoforming a plastic film
US8797706B2 (en) 2010-06-08 2014-08-05 Axcelis Technologies, Inc. Heated annulus chuck
GB2511418A (en) * 2013-01-22 2014-09-03 Oxford Instr Nanotechnology Tools Ltd Substrate carrier
CN104862660A (en) * 2014-02-24 2015-08-26 北京北方微电子基地设备工艺研究中心有限责任公司 Carrying device, and plasma processing device
CN105088167A (en) * 2014-05-20 2015-11-25 北京北方微电子基地设备工艺研究中心有限责任公司 Bearing device, reaction chamber and semiconductor machining equipment
CN105632994A (en) * 2014-11-14 2016-06-01 北京北方微电子基地设备工艺研究中心有限责任公司 Pedestal system and semiconductor processing equipment
WO2016167852A1 (en) * 2015-04-17 2016-10-20 Applied Materials, Inc. Edge ring for bevel polymer reduction
US20160351378A1 (en) * 2015-05-27 2016-12-01 Tokyo Electron Limited Plasma processing apparatus and focus ring
WO2017001010A1 (en) * 2015-07-01 2017-01-05 Applied Materials, Inc. Self-locking holder for substrates
US9711364B2 (en) 2010-10-05 2017-07-18 Skyworks Solutions, Inc. Methods for etching through-wafer vias in a wafer
WO2020206389A1 (en) 2019-04-05 2020-10-08 Heraeus Gmsi Llc Controlled porosity yttrium oxide for etch applications
CN111863695A (en) * 2020-07-31 2020-10-30 上海华力微电子有限公司 Electrostatic chuck device and dry etching machine
US20220108908A1 (en) * 2020-10-06 2022-04-07 Applied Materials, Inc. Shadow ring kit for plasma etch wafer singulation process
WO2022072711A1 (en) 2020-10-03 2022-04-07 Heraeus Conamic North America Llc Sintered yttrium oxide body of large dimension
WO2022081700A1 (en) 2020-10-15 2022-04-21 Heraeus Conamic North America Llc Multilayer sintered ceramic body and method of making
US11332828B2 (en) * 2019-10-04 2022-05-17 Applied Materials, Inc. Gas distribution assembly mounting for fragile plates to prevent breakage
WO2022133180A1 (en) 2020-12-18 2022-06-23 Heraeus Conamic North America Llc Multilayer sintered ceramic body
WO2023122597A1 (en) 2021-12-23 2023-06-29 Heraeus Conamic North America Llc Multilayer sintered ceramic body and method of making
EP4215360A1 (en) 2022-01-24 2023-07-26 Heraeus Conamic North America LLC Multilayer sintered ceramic body and method of making
WO2023192128A1 (en) 2022-03-31 2023-10-05 Heraeus Conamic North America Llc High frequency polishing of ceramics
EP4269024A1 (en) 2022-04-29 2023-11-01 Heraeus Conamic North America LLC High frequency polishing of ceramics

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4268374A (en) * 1979-08-09 1981-05-19 Bell Telephone Laboratories, Incorporated High capacity sputter-etching apparatus
US4282924A (en) * 1979-03-16 1981-08-11 Varian Associates, Inc. Apparatus for mechanically clamping semiconductor wafer against pliable thermally conductive surface
US4340462A (en) * 1981-02-13 1982-07-20 Lam Research Corporation Adjustable electrode plasma processing chamber
US4367114A (en) * 1981-05-06 1983-01-04 The Perkin-Elmer Corporation High speed plasma etching system
US4397724A (en) * 1981-08-24 1983-08-09 Bell Telephone Laboratories, Incorporated Apparatus and method for plasma-assisted etching of wafers
US4473455A (en) * 1981-12-21 1984-09-25 At&T Bell Laboratories Wafer holding apparatus and method
US4508161A (en) * 1982-05-25 1985-04-02 Varian Associates, Inc. Method for gas-assisted, solid-to-solid thermal transfer with a semiconductor wafer
US4512841A (en) * 1984-04-02 1985-04-23 International Business Machines Corporation RF Coupling techniques
US4522697A (en) * 1983-12-22 1985-06-11 Sputtered Films, Inc. Wafer processing machine
US4603466A (en) * 1984-02-17 1986-08-05 Gca Corporation Wafer chuck
US4657617A (en) * 1984-10-22 1987-04-14 Texas Instruments Incorporated Anodized aluminum substrate for plasma etch reactor
US4671204A (en) * 1986-05-16 1987-06-09 Varian Associates, Inc. Low compliance seal for gas-enhanced wafer cooling in vacuum

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4282924A (en) * 1979-03-16 1981-08-11 Varian Associates, Inc. Apparatus for mechanically clamping semiconductor wafer against pliable thermally conductive surface
US4268374A (en) * 1979-08-09 1981-05-19 Bell Telephone Laboratories, Incorporated High capacity sputter-etching apparatus
US4340462A (en) * 1981-02-13 1982-07-20 Lam Research Corporation Adjustable electrode plasma processing chamber
US4367114A (en) * 1981-05-06 1983-01-04 The Perkin-Elmer Corporation High speed plasma etching system
US4397724A (en) * 1981-08-24 1983-08-09 Bell Telephone Laboratories, Incorporated Apparatus and method for plasma-assisted etching of wafers
US4473455A (en) * 1981-12-21 1984-09-25 At&T Bell Laboratories Wafer holding apparatus and method
US4508161A (en) * 1982-05-25 1985-04-02 Varian Associates, Inc. Method for gas-assisted, solid-to-solid thermal transfer with a semiconductor wafer
US4522697A (en) * 1983-12-22 1985-06-11 Sputtered Films, Inc. Wafer processing machine
US4603466A (en) * 1984-02-17 1986-08-05 Gca Corporation Wafer chuck
US4512841A (en) * 1984-04-02 1985-04-23 International Business Machines Corporation RF Coupling techniques
US4657617A (en) * 1984-10-22 1987-04-14 Texas Instruments Incorporated Anodized aluminum substrate for plasma etch reactor
US4671204A (en) * 1986-05-16 1987-06-09 Varian Associates, Inc. Low compliance seal for gas-enhanced wafer cooling in vacuum

Cited By (183)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5855687A (en) * 1990-12-05 1999-01-05 Applied Materials, Inc. Substrate support shield in wafer processing reactors
US5851299A (en) * 1990-12-05 1998-12-22 Applied Materials, Inc. Passive shield for CVD wafer processing which provides frontside edge exclusion and prevents backside depositions
US5460703A (en) * 1992-11-12 1995-10-24 Applied Materials, Inc. Low thermal expansion clamping mechanism
WO1995004373A1 (en) * 1993-07-30 1995-02-09 Lam Research Corporation Shadow clamp
US5534110A (en) * 1993-07-30 1996-07-09 Lam Research Corporation Shadow clamp
US5656122A (en) * 1993-07-30 1997-08-12 Lam Research Corporation Shadow clamp
US5513594A (en) * 1993-10-20 1996-05-07 Mcclanahan; Adolphus E. Clamp with wafer release for semiconductor wafer processing equipment
US5578164A (en) * 1993-12-24 1996-11-26 Tokyo Electron Limited Plasma processing apparatus and method
US5791895A (en) * 1994-02-17 1998-08-11 Novellus Systems, Inc. Apparatus for thermal treatment of thin film wafer
US5405491A (en) * 1994-03-04 1995-04-11 Motorola Inc. Plasma etching process
US5476548A (en) * 1994-06-20 1995-12-19 Applied Materials, Inc. Reducing backside deposition in a substrate processing apparatus through the use of a shadow ring
US5609691A (en) * 1994-11-29 1997-03-11 Nec Corporation Plasma CVD apparatus for forming a thin film of uniform thickness
US6044534A (en) * 1995-12-07 2000-04-04 Nec Corporation Semiconductor device manufacturing machine and method for manufacturing a semiconductor device by using the same manufacturing machine
US6225233B1 (en) 1995-12-07 2001-05-01 Nec Corporation Semiconductor device manufacturing machine and method for manufacturing a semiconductor device by using THE same manufacturing machine
US5842690A (en) * 1995-12-14 1998-12-01 Samsung Electronics Co., Ltd. Semiconductor wafer anchoring device
WO1997023898A1 (en) * 1995-12-22 1997-07-03 Lam Research Corporation Electrostatic clamp with lip seal for clamping substrates
US5838529A (en) * 1995-12-22 1998-11-17 Lam Research Corporation Low voltage electrostatic clamp for substrates such as dielectric substrates
US5841623A (en) * 1995-12-22 1998-11-24 Lam Research Corporation Chuck for substrate processing and method for depositing a film in a radio frequency biased plasma chemical depositing system
US5805408A (en) * 1995-12-22 1998-09-08 Lam Research Corporation Electrostatic clamp with lip seal for clamping substrates
US5885423A (en) * 1996-03-29 1999-03-23 Lam Research Corporation Cammed nut for ceramics fastening
US5863376A (en) * 1996-06-05 1999-01-26 Lam Research Corporation Temperature controlling method and apparatus for a plasma processing chamber
US6241845B1 (en) 1996-06-05 2001-06-05 Lam Research Corporation Apparatus for reducing process drift in inductive coupled plasma etching such as oxide layer
US5820723A (en) * 1996-06-05 1998-10-13 Lam Research Corporation Universal vacuum chamber including equipment modules such as a plasma generating source, vacuum pumping arrangement and/or cantilevered substrate support
US5948704A (en) * 1996-06-05 1999-09-07 Lam Research Corporation High flow vacuum chamber including equipment modules such as a plasma generating source, vacuum pumping arrangement and/or cantilevered substrate support
US6048798A (en) * 1996-06-05 2000-04-11 Lam Research Corporation Apparatus for reducing process drift in inductive coupled plasma etching such as oxide layer
US6013155A (en) * 1996-06-28 2000-01-11 Lam Research Corporation Gas injection system for plasma processing
US6270862B1 (en) 1996-06-28 2001-08-07 Lam Research Corporation Method for high density plasma chemical vapor deposition of dielectric films
US5798904A (en) * 1996-06-28 1998-08-25 Lam Research Corporation High power electrostatic chuck contact
US5810931A (en) * 1996-07-30 1998-09-22 Applied Materials, Inc. High aspect ratio clamp ring
US6251793B1 (en) 1996-09-30 2001-06-26 Lam Research Corporation Particle controlling method for a plasma processing chamber
US6306244B1 (en) 1996-09-30 2001-10-23 Lam Research Corporation Apparatus for reducing polymer deposition on substrate support
US5993594A (en) * 1996-09-30 1999-11-30 Lam Research Corporation Particle controlling method and apparatus for a plasma processing chamber
US20030089602A1 (en) * 1996-10-09 2003-05-15 Oki Electric Industry Co., Ltd. Semiconductor device, method of fabricating the same, and supttering apparatus
US5883522A (en) * 1996-11-07 1999-03-16 National Semiconductor Corporation Apparatus and method for retaining a semiconductor wafer during testing
US5976309A (en) * 1996-12-17 1999-11-02 Lsi Logic Corporation Electrode assembly for plasma reactor
US6033585A (en) * 1996-12-20 2000-03-07 Lam Research Corporation Method and apparatus for preventing lightup of gas distribution holes
WO1998028465A1 (en) * 1996-12-23 1998-07-02 Lam Research Corporation Inductively coupled plasma cvd
US6184158B1 (en) 1996-12-23 2001-02-06 Lam Research Corporation Inductively coupled plasma CVD
US6035868A (en) * 1997-03-31 2000-03-14 Lam Research Corporation Method and apparatus for control of deposit build-up on an inner surface of a plasma processing chamber
US6155203A (en) * 1997-03-31 2000-12-05 Lam Research Corporation Apparatus for control of deposit build-up on an inner surface of a plasma processing chamber
US6030666A (en) * 1997-03-31 2000-02-29 Lam Research Corporation Method for microwave plasma substrate heating
US6042687A (en) * 1997-06-30 2000-03-28 Lam Research Corporation Method and apparatus for improving etch and deposition uniformity in plasma semiconductor processing
US6051122A (en) * 1997-08-21 2000-04-18 Applied Materials, Inc. Deposition shield assembly for a semiconductor wafer processing system
WO1999013126A1 (en) * 1997-09-12 1999-03-18 Applied Materials, Inc. Multiple edge deposition exclusion rings
US5922133A (en) * 1997-09-12 1999-07-13 Applied Materials, Inc. Multiple edge deposition exclusion rings
US6364957B1 (en) 1997-10-09 2002-04-02 Applied Materials, Inc. Support assembly with thermal expansion compensation
US6168697B1 (en) * 1998-03-10 2001-01-02 Trusi Technologies Llc Holders suitable to hold articles during processing and article processing methods
US6095582A (en) * 1998-03-11 2000-08-01 Trusi Technologies, Llc Article holders and holding methods
US6464843B1 (en) 1998-03-31 2002-10-15 Lam Research Corporation Contamination controlling method and apparatus for a plasma processing chamber
US6297165B1 (en) * 1998-06-26 2001-10-02 Matsushita Electric Industrial Co., Ltd. Etching and cleaning methods
US6050216A (en) * 1998-08-21 2000-04-18 M.E.C. Technology, Inc. Showerhead electrode for plasma processing
US6723214B2 (en) 1998-10-29 2004-04-20 Applied Materials, Inc. Apparatus for improved power coupling through a workpiece in a semiconductor wafer processing system
US20040173156A1 (en) * 1998-10-29 2004-09-09 Stimson Bradley O. Process kit for improved power coupling through a workpiece in a semiconductor wafer processing system
US7163607B2 (en) 1998-10-29 2007-01-16 Applied Materials, Inc. Process kit for improved power coupling through a workpiece in a semiconductor wafer processing system
US6159299A (en) * 1999-02-09 2000-12-12 Applied Materials, Inc. Wafer pedestal with a purge ring
US6464795B1 (en) 1999-05-21 2002-10-15 Applied Materials, Inc. Substrate support member for a processing chamber
US6277198B1 (en) 1999-06-04 2001-08-21 Applied Materials, Inc. Use of tapered shadow clamp ring to provide improved physical vapor deposition system
US6444083B1 (en) 1999-06-30 2002-09-03 Lam Research Corporation Corrosion resistant component of semiconductor processing equipment and method of manufacturing thereof
US6165276A (en) * 1999-09-17 2000-12-26 United Microelectronics Corp. Apparatus for preventing plasma etching of a wafer clamp in semiconductor fabrication processes
US6227140B1 (en) 1999-09-23 2001-05-08 Lam Research Corporation Semiconductor processing equipment having radiant heated ceramic liner
US6408786B1 (en) 1999-09-23 2002-06-25 Lam Research Corporation Semiconductor processing equipment having tiled ceramic liner
US6176931B1 (en) 1999-10-29 2001-01-23 International Business Machines Corporation Wafer clamp ring for use in an ionized physical vapor deposition apparatus
US20050145176A1 (en) * 1999-12-22 2005-07-07 Lam Research Corporation Semiconductor processing equipment having improved process drift control
US6881608B2 (en) 1999-12-22 2005-04-19 Lam Research Corporation Semiconductor processing equipment having improved process drift control
WO2001046996A3 (en) * 1999-12-22 2002-04-18 Steag Micro Tech Gmbh Substrate holder
US20040092120A1 (en) * 1999-12-22 2004-05-13 Wicker Thomas E. Semiconductor processing equipment having improved process drift control
US6673198B1 (en) 1999-12-22 2004-01-06 Lam Research Corporation Semiconductor processing equipment having improved process drift control
US6377437B1 (en) 1999-12-22 2002-04-23 Lam Research Corporation High temperature electrostatic chuck
US6567258B2 (en) 1999-12-22 2003-05-20 Lam Research Corporation High temperature electrostatic chuck
WO2001046996A2 (en) * 1999-12-22 2001-06-28 Steag Microtech Gmbh Substrate holder
US6170432B1 (en) 2000-01-24 2001-01-09 M.E.C. Technology, Inc. Showerhead electrode assembly for plasma processing
US6237528B1 (en) 2000-01-24 2001-05-29 M.E.C. Technology, Inc. Showerhead electrode assembly for plasma processing
US6890861B1 (en) 2000-06-30 2005-05-10 Lam Research Corporation Semiconductor processing equipment having improved particle performance
US20050181617A1 (en) * 2000-06-30 2005-08-18 Bosch William F. Semiconductor processing equipment having improved particle performance
US6506254B1 (en) 2000-06-30 2003-01-14 Lam Research Corporation Semiconductor processing equipment having improved particle performance
US7802539B2 (en) 2000-06-30 2010-09-28 Lam Research Corporation Semiconductor processing equipment having improved particle performance
US6475336B1 (en) 2000-10-06 2002-11-05 Lam Research Corporation Electrostatically clamped edge ring for plasma processing
US20040065358A1 (en) * 2000-10-24 2004-04-08 Thorsten Teutsch Treatment device for wafers
US7605086B2 (en) 2000-12-29 2009-10-20 Lam Research Corporation Corrosion resistant component of semiconductor processing equipment and method of manufacture thereof
US6620520B2 (en) 2000-12-29 2003-09-16 Lam Research Corporation Zirconia toughened ceramic components and coatings in semiconductor processing equipment and method of manufacture thereof
US6533910B2 (en) 2000-12-29 2003-03-18 Lam Research Corporation Carbonitride coated component of semiconductor processing equipment and method of manufacturing thereof
US7255898B2 (en) 2000-12-29 2007-08-14 Lam Research Corporation Zirconia toughened ceramic components and coatings in semiconductor processing equipment and method of manufacture thereof
US20040137147A1 (en) * 2000-12-29 2004-07-15 O'donnell Robert J. Boron nitride/yttria composite components of semiconductor processing equipment and method of manufacturing thereof
US6773751B2 (en) 2000-12-29 2004-08-10 Lam Research Corporation Boron nitride/yttria composite components of semiconductor processing equipment and method of manufacturing thereof
US20040023047A1 (en) * 2000-12-29 2004-02-05 O'donnell Robert J. Zirconia toughened ceramic components and coatings in semiconductor processing equipment and method of manufacture thereof
US6537429B2 (en) 2000-12-29 2003-03-25 Lam Research Corporation Diamond coatings on reactor wall and method of manufacturing thereof
US20100003826A1 (en) * 2000-12-29 2010-01-07 Lam Research Corporation Corrosion resistant component of semiconductor processing equipment and method of manufacture thereof
US8486841B2 (en) 2000-12-29 2013-07-16 Lam Research Corporation Corrosion resistant component of semiconductor processing equipment and method of manufacture thereof
US6790242B2 (en) 2000-12-29 2004-09-14 Lam Research Corporation Fullerene coated component of semiconductor processing equipment and method of manufacturing thereof
US6613442B2 (en) 2000-12-29 2003-09-02 Lam Research Corporation Boron nitride/yttria composite components of semiconductor processing equipment and method of manufacturing thereof
US20020086545A1 (en) * 2000-12-29 2002-07-04 O'donnell Robert J. Corrosion resistant component of semiconductor processing equipment and method of manufacture thereof
US7128804B2 (en) 2000-12-29 2006-10-31 Lam Research Corporation Corrosion resistant component of semiconductor processing equipment and method of manufacture thereof
US6709721B2 (en) 2001-03-28 2004-03-23 Applied Materials Inc. Purge heater design and process development for the improvement of low k film properties
US20050064248A1 (en) * 2001-03-30 2005-03-24 O'donnell Robert J. Cerium oxide containing ceramic components and coatings in semiconductor processing equipment and methods of manufacture thereof
US6830622B2 (en) 2001-03-30 2004-12-14 Lam Research Corporation Cerium oxide containing ceramic components and coatings in semiconductor processing equipment and methods of manufacture thereof
US20020142611A1 (en) * 2001-03-30 2002-10-03 O'donnell Robert J. Cerium oxide containing ceramic components and coatings in semiconductor processing equipment and methods of manufacture thereof
US6669783B2 (en) 2001-06-28 2003-12-30 Lam Research Corporation High temperature electrostatic chuck
US6786175B2 (en) 2001-08-08 2004-09-07 Lam Research Corporation Showerhead electrode design for semiconductor processing reactor
US20050005859A1 (en) * 2001-12-13 2005-01-13 Akira Koshiishi Ring mechanism, and plasma processing device using the ring mechanism
US7882800B2 (en) * 2001-12-13 2011-02-08 Tokyo Electron Limited Ring mechanism, and plasma processing device using the ring mechanism
US20050003240A1 (en) * 2002-03-21 2005-01-06 Lam Research Corporation Low contamination components for semiconductor processing apparatus and methods for making components
US6780787B2 (en) 2002-03-21 2004-08-24 Lam Research Corporation Low contamination components for semiconductor processing apparatus and methods for making components
US20090068845A1 (en) * 2002-03-21 2009-03-12 Lam Research Corporation Low contamination components for semiconductor processing apparatus and methods for making components
US8318327B2 (en) 2002-03-21 2012-11-27 Lam Research Corporation Low contamination components for semiconductor processing apparatus and methods for making components
US8935990B2 (en) 2002-03-21 2015-01-20 Lam Research Corporation Low contamination components for semiconductor processing apparatus and methods for making components
US20090123735A1 (en) * 2002-03-21 2009-05-14 Lam Research Corporation Low contamination components for semiconductor processing apparatus and methods for making components
US20090120790A1 (en) * 2002-03-21 2009-05-14 Lam Research Corporation Low contamination components for semiconductor processing apparatus and methods for making components
US20050150866A1 (en) * 2002-06-27 2005-07-14 Lam Research Corporation Productivity enhancing thermal sprayed yttria-containing coating for plasma reactor
US20040002221A1 (en) * 2002-06-27 2004-01-01 O'donnell Robert J. Productivity enhancing thermal sprayed yttria-containing coating for plasma reactor
US7300537B2 (en) 2002-06-27 2007-11-27 Lam Research Corporation Productivity enhancing thermal sprayed yttria-containing coating for plasma reactor
US7311797B2 (en) 2002-06-27 2007-12-25 Lam Research Corporation Productivity enhancing thermal sprayed yttria-containing coating for plasma reactor
US20040083975A1 (en) * 2002-09-20 2004-05-06 Lam Research Corporation Apparatus for reducing polymer deposition on a substrate and substrate support
US7867356B2 (en) 2002-09-20 2011-01-11 Lam Research Corporation Apparatus for reducing polymer deposition on a substrate and substrate support
US20080041820A1 (en) * 2002-09-20 2008-02-21 Lam Research Corporation Apparatus for reducing polymer deposition on a substrate and substrate support
US7252738B2 (en) 2002-09-20 2007-08-07 Lam Research Corporation Apparatus for reducing polymer deposition on a substrate and substrate support
US7691277B2 (en) 2003-03-03 2010-04-06 Kawasaki Microelectronics, Inc. Quartz component for plasma processing apparatus and restoring method thereof
US20040173319A1 (en) * 2003-03-03 2004-09-09 Kawasaki Microelectronics, Inc. Quartz component for plasma processing apparatus and restoring method thereof
US20080206452A1 (en) * 2003-03-03 2008-08-28 Kawasaki Microelectronics, Inc. Quartz component for plasma processing apparatus and restoring method thereof
US7296534B2 (en) * 2003-04-30 2007-11-20 Tokyo Electron Limited Hybrid ball-lock attachment apparatus
US20040250766A1 (en) * 2003-04-30 2004-12-16 Tokyo Electron Limited Hybrid ball-lock attachment apparatus
US20050150462A1 (en) * 2004-01-05 2005-07-14 Samsung Electronics Co., Ltd. Lift pin for used in semiconductor manufacturing facilities and method of manufacturing the same
US20060075969A1 (en) * 2004-10-13 2006-04-13 Lam Research Corporation Heat transfer system for improved semiconductor processing uniformity
US7244311B2 (en) 2004-10-13 2007-07-17 Lam Research Corporation Heat transfer system for improved semiconductor processing uniformity
US20070209931A1 (en) * 2006-03-07 2007-09-13 Miller Keith A Notched deposition ring
US7520969B2 (en) 2006-03-07 2009-04-21 Applied Materials, Inc. Notched deposition ring
KR100886015B1 (en) 2007-05-15 2009-02-26 삼성전자주식회사 Dry cleaning method of semiconductor production device having muti-lifter
US20110230040A1 (en) * 2007-06-29 2011-09-22 Lam Research Corporation Inductively coupled dual zone processing chamber with single planar antenna
US8119532B2 (en) 2007-06-29 2012-02-21 Lam Research Corporation Inductively coupled dual zone processing chamber with single planar antenna
US7972471B2 (en) 2007-06-29 2011-07-05 Lam Research Corporation Inductively coupled dual zone processing chamber with single planar antenna
US20090004874A1 (en) * 2007-06-29 2009-01-01 Lam Research Corporation Inductively coupled dual zone processing chamber with single planar antenna
US8418649B2 (en) 2007-12-19 2013-04-16 Lam Research Corporation Composite showerhead electrode assembly for a plasma processing apparatus
US20100304571A1 (en) * 2007-12-19 2010-12-02 Larson Dean J Film adhesive for semiconductor vacuum processing apparatus
US20090163034A1 (en) * 2007-12-19 2009-06-25 Lam Research Corporation Composite showerhead electrode assembly for a plasma processing apparatus
US9028646B2 (en) 2007-12-19 2015-05-12 Lam Research Corporation Film adhesive for semiconductor vacuum processing apparatus
US8701268B2 (en) 2007-12-19 2014-04-22 Lam Research Corporation Composite showerhead electrode assembly for a plasma processing apparatus
US8449786B2 (en) 2007-12-19 2013-05-28 Lam Research Corporation Film adhesive for semiconductor vacuum processing apparatus
US20100300623A1 (en) * 2009-05-29 2010-12-02 Takeharu Motokawa Plasma etching apparatus
US8834674B2 (en) * 2009-05-29 2014-09-16 Kabushiki Kaisha Toshiba Plasma etching apparatus
US20120164257A1 (en) * 2009-08-24 2012-06-28 Essilor International (Compagnie Generale D'optique) Device for thermoforming a plastic film
US9004895B2 (en) * 2009-08-24 2015-04-14 Essilor International (Compagnie Generale D'optique) Device for thermoforming a plastic film
US9694534B2 (en) 2009-08-24 2017-07-04 Essilor International (Compagnie Generale D'optique) Device for thermoforming a plastic film
US8797706B2 (en) 2010-06-08 2014-08-05 Axcelis Technologies, Inc. Heated annulus chuck
US8941968B2 (en) 2010-06-08 2015-01-27 Axcelis Technologies, Inc. Heated electrostatic chuck including mechanical clamp capability at high temperature
US20120042825A1 (en) * 2010-08-20 2012-02-23 Applied Materials, Inc. Extended life deposition ring
US20120067274A1 (en) * 2010-09-22 2012-03-22 Hitachi Kokusai Electric Inc. Film forming apparatus, wafer holder, and film forming method
US20120083130A1 (en) * 2010-10-05 2012-04-05 Skyworks Solutions, Inc. Apparatus and methods for shielding a plasma etcher electrode
US9711364B2 (en) 2010-10-05 2017-07-18 Skyworks Solutions, Inc. Methods for etching through-wafer vias in a wafer
US9905484B2 (en) 2010-10-05 2018-02-27 Skyworks Solutions, Inc. Methods for shielding a plasma etcher electrode
US10453697B2 (en) 2010-10-05 2019-10-22 Skyworks Solutions, Inc. Methods of measuring electrical characteristics during plasma etching
US9478428B2 (en) * 2010-10-05 2016-10-25 Skyworks Solutions, Inc. Apparatus and methods for shielding a plasma etcher electrode
US10083838B2 (en) 2010-10-05 2018-09-25 Skyworks Solutions, Inc. Methods of measuring electrical characteristics during plasma etching
US8911601B2 (en) * 2010-10-29 2014-12-16 Applied Materials, Inc. Deposition ring and electrostatic chuck for physical vapor deposition chamber
US20120103257A1 (en) * 2010-10-29 2012-05-03 Applied Materials, Inc. Deposition ring and electrostatic chuck for physical vapor deposition chamber
US9689070B2 (en) 2010-10-29 2017-06-27 Applied Materials, Inc. Deposition ring and electrostatic chuck for physical vapor deposition chamber
GB2511418B (en) * 2013-01-22 2018-04-04 Oxford Instruments Nanotechnology Tools Ltd Substrate carrier
GB2511418A (en) * 2013-01-22 2014-09-03 Oxford Instr Nanotechnology Tools Ltd Substrate carrier
KR20160119156A (en) * 2014-02-24 2016-10-12 베이징 엔엠씨 씨오., 엘티디. Bearing device and plasma processing apparatus
US11282680B2 (en) 2014-02-24 2022-03-22 Beijing Naura Microelectronics Equipment Co., Ltd. Bearing device and plasma processing apparatus
WO2015124025A1 (en) * 2014-02-24 2015-08-27 北京北方微电子基地设备工艺研究中心有限责任公司 Bearing device and plasma processing apparatus
CN104862660A (en) * 2014-02-24 2015-08-26 北京北方微电子基地设备工艺研究中心有限责任公司 Carrying device, and plasma processing device
CN105088167B (en) * 2014-05-20 2018-01-09 北京北方华创微电子装备有限公司 Bogey, reaction chamber and semiconductor processing equipment
CN105088167A (en) * 2014-05-20 2015-11-25 北京北方微电子基地设备工艺研究中心有限责任公司 Bearing device, reaction chamber and semiconductor machining equipment
CN105632994A (en) * 2014-11-14 2016-06-01 北京北方微电子基地设备工艺研究中心有限责任公司 Pedestal system and semiconductor processing equipment
US10903055B2 (en) * 2015-04-17 2021-01-26 Applied Materials, Inc. Edge ring for bevel polymer reduction
CN106057616A (en) * 2015-04-17 2016-10-26 应用材料公司 Edge ring for bevel polymer reduction
US20160307742A1 (en) * 2015-04-17 2016-10-20 Applied Materials, Inc. Edge ring for bevel polymer reduction
WO2016167852A1 (en) * 2015-04-17 2016-10-20 Applied Materials, Inc. Edge ring for bevel polymer reduction
TWI686861B (en) * 2015-04-17 2020-03-01 美商應用材料股份有限公司 Edge ring for bevel polymer reduction
US20160351378A1 (en) * 2015-05-27 2016-12-01 Tokyo Electron Limited Plasma processing apparatus and focus ring
US10755902B2 (en) * 2015-05-27 2020-08-25 Tokyo Electron Limited Plasma processing apparatus and focus ring
CN107810288A (en) * 2015-07-01 2018-03-16 应用材料公司 Self-locking retainer for substrate
WO2017001010A1 (en) * 2015-07-01 2017-01-05 Applied Materials, Inc. Self-locking holder for substrates
WO2020206389A1 (en) 2019-04-05 2020-10-08 Heraeus Gmsi Llc Controlled porosity yttrium oxide for etch applications
US11332828B2 (en) * 2019-10-04 2022-05-17 Applied Materials, Inc. Gas distribution assembly mounting for fragile plates to prevent breakage
CN111863695A (en) * 2020-07-31 2020-10-30 上海华力微电子有限公司 Electrostatic chuck device and dry etching machine
WO2022072711A1 (en) 2020-10-03 2022-04-07 Heraeus Conamic North America Llc Sintered yttrium oxide body of large dimension
US20220108908A1 (en) * 2020-10-06 2022-04-07 Applied Materials, Inc. Shadow ring kit for plasma etch wafer singulation process
WO2022081700A1 (en) 2020-10-15 2022-04-21 Heraeus Conamic North America Llc Multilayer sintered ceramic body and method of making
WO2022133180A1 (en) 2020-12-18 2022-06-23 Heraeus Conamic North America Llc Multilayer sintered ceramic body
WO2023122597A1 (en) 2021-12-23 2023-06-29 Heraeus Conamic North America Llc Multilayer sintered ceramic body and method of making
EP4215360A1 (en) 2022-01-24 2023-07-26 Heraeus Conamic North America LLC Multilayer sintered ceramic body and method of making
WO2023192128A1 (en) 2022-03-31 2023-10-05 Heraeus Conamic North America Llc High frequency polishing of ceramics
EP4269024A1 (en) 2022-04-29 2023-11-01 Heraeus Conamic North America LLC High frequency polishing of ceramics

Similar Documents

Publication Publication Date Title
US5262029A (en) Method and system for clamping semiconductor wafers
EP0343502A2 (en) Method and system for clamping semiconductor wafers
US5228501A (en) Physical vapor deposition clamping mechanism and heater/cooler
USRE40046E1 (en) Processing system
EP0902960B1 (en) Universal vacuum chamber including equipment modules such as a plasma generating source, vacuum pumping arrangement and/or cantilevered substrate support
US5855687A (en) Substrate support shield in wafer processing reactors
US5948704A (en) High flow vacuum chamber including equipment modules such as a plasma generating source, vacuum pumping arrangement and/or cantilevered substrate support
EP0513834B2 (en) Method and apparatus for cooling wafers
US5091217A (en) Method for processing wafers in a multi station common chamber reactor
EP0452779B1 (en) Physical vapor deposition clamping mechanism
US5484011A (en) Method of heating and cooling a wafer during semiconductor processing
EP0399616A1 (en) High throughput multi station processor for multiple single wafers
MXPA97000586A (en) Plasma reactor inductively coupled process to manufacture a semiconduc device
KR20150108344A (en) Inductively-coupled plasma reactor for plasma uniformity and efficiency enhancement and method for manufacturing semiconductor substrate using the device
EP0566220A2 (en) Magnetic field enhanced plasma etch reactor
WO1999019526A2 (en) Apparatus and method for adjusting density distribution of a plasma
US6547559B1 (en) Clamping of a semiconductor substrate for gas-assisted heat transfer in a vacuum chamber
US4736087A (en) Plasma stripper with multiple contact point cathode
EP0742579A2 (en) A method and apparatus for concentrating plasma on a substrate surface during processing
CN217719496U (en) Wafer temperature control system and plasma processing device
US11749554B2 (en) Multi-wafer deposition tool for reducing residual deposition on transfer blades and methods of operating the same
CN117423598A (en) Support unit and apparatus for treating substrate including the same
JPH077142U (en) Wafer table for etching equipment

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12