US5479105A - Known-good die testing apparatus - Google Patents

Known-good die testing apparatus Download PDF

Info

Publication number
US5479105A
US5479105A US08/266,533 US26653394A US5479105A US 5479105 A US5479105 A US 5479105A US 26653394 A US26653394 A US 26653394A US 5479105 A US5479105 A US 5479105A
Authority
US
United States
Prior art keywords
test
lead frame
socket
slot
die
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/266,533
Inventor
Il Ung Kim
Si Don Choi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CHOI, SI DON, KIM, IL UNG
Application granted granted Critical
Publication of US5479105A publication Critical patent/US5479105A/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2886—Features relating to contacting the IC under test, e.g. probe heads; chucks
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
    • G01R31/2831—Testing of materials or semi-finished products, e.g. semiconductor wafers or substrates
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G01R31/2855—Environmental, reliability or burn-in testing
    • G01R31/286—External aspects, e.g. related to chambers, contacting devices or handlers
    • G01R31/2863—Contacting devices, e.g. sockets, burn-in boards or mounting fixtures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors

Definitions

  • the present invention relates to a test apparatus for testing integrated circuit chips and more particularly to a test socket for testing a plurality of bare chips to produce a plurality of known-good dies (hereinafter abbreviated to "KGD").
  • KGD known-good dies
  • Standard integrated circuit chips in general, are subjected to various tests in order to determine the reliability of the chips before distributing the chips for use. Briefly, there are two important reliability tests: one is an electrical characteristic test in which all input and output terminals are connected to a test signal generator to verify the transferring characteristics between the signals coming in and out at the terminals; and the other is a burn-in test in which a given chip is exposed to overstress conditions of higher than normal operating temperatures and voltages to verify its lifetime and to detect defects.
  • the burn-in test for a dynamic random access memory chip has been appreciated as a useful method to verify the reliability of memory circuit elements such as memory cells and signal lines.
  • defects latent in a dynamic random access memory chip result in the destruction of gate oxide films of MOS transistors and shortening between multi-leveled conduction layers. These defective chips are abandoned as inferior and non-defective chips are selected instead.
  • the tests are normally conducted by packaging the chip with external leads connected to chip pads, and inserting the external leads to a test socket, which is then mounted onto a test board. This, however, has disadvantages such as the waste of the costs for packaging a potentially inferior chip and the limitation for increasing the number of bare chips to be tested in one time.
  • MCM multi-chip module
  • IBM, DEC and HITACHI integrated circuit makers
  • IBM, DEC and HITACHI integrated circuit makers
  • the MCM employs a plurality of chips placed onto ceramic boards including a high density arrangement of conduction lines.
  • the very large scale of integration rate in the MCM technology is accompanied by technical and economical problems such as remarkably low yield, causing increased cost and decreased marketability.
  • U.S. Pat. No. 5,006,792 for providing a flip chip test socket adapter to perform the burn-in test with a bare chip, in which a plurality of solder bumps are formed on the bonding pads.
  • the flip chip having the solder bumps on its bonding pads is inserted into the test socket adapter and is subjected to the burn-in test.
  • the test socket adapter includes a substrate provided with cantilever beams, being accommodated within a case.
  • a known-good die testing apparatus comprises a lead frame having a plurality of guiding holes, wherein a plurality of bare chips are mounted on a plurality of die pads and a plurality of bonding pads of the bare chips are electrically connected to a plurality of leads, the die pads being supported by a plurality of tie bars and the leads being supported by an adhesion tape adhered to the lead frame; an under socket having a plurality of slot grooves, on which the lead frame is mounted; and an upper socket and an under socket hinged with each other and having a plurality of slot holes and a plurality of test probe contacting the leads; whereby the lead frame is fixed between the upper and under sockets by means of a plurality of pins penetrating the slot holes and the guiding holes and then being inserted into the slot grooves, being fixed at its one side between the upper and under sockets by a clamp.
  • FIG. 1 is a top view of a lead frame with die pads, which is accommodated in a test socket according to the present invention.
  • FIG. 2 is an enlarged top view of the lead frame of FIG. 1 including bare chips mounted on the die pads.
  • FIG. 3 is a perspective view illustrating one of a plurality of KGDs constructed in a KGD array completely produced.
  • FIG. 4 is a perspective view of the test socket according to the present invention.
  • FIG. 5 is a cross-sectional view of the test socket taken along the line V--V in FIG. 4.
  • FIG. 1 shows a configuration of a lead frame to be accommodated into a test socket according to the invention, in order to obtain a plurality of KGDs through a test process proposed in the commonly assigned U.S. application Ser. No. 08/224,020, the entire content of which is incorporated herein by reference.
  • a plurality of die pads 12 are connected to a lead frame 10 supported by tie bars 11.
  • a plurality of leads 14 are located adjacent to the periphery of die pads 12. Openings 18 defined between side rails 16 and leads 14 reduce the distortion of the leads 14 during trimming steps for removing the side rails 16.
  • the lead frame 10 does not include dam bars for interconnecting the leads 14 as in the conventional lead frames. In order to fix the leads 14 to the lead frame 10, as shown in FIG.
  • poly-amide adhesion tapes 22 are attached on and across the leads 14.
  • a plurality of chips 20 are attached on the die pads 12 by means of adhesion materials 26, so that bonding wires 24 connect the leads 14 to corresponding bonding pads 21 of the chips 20.
  • Each group of the leads 14 belonging to one chip 20 is electrically isolated from the lead frame 10 through subsequent trimming steps, where the openings 18 facilitates the trimming steps (Refer to FIG. 2).
  • Inferior chips are detected and noted while the electrical characteristic and burn-in tests are being conducted simultaneously against the plurality of the chips 20.
  • a KGD array 30 including a plurality of KGDs as shown in part in FIG.
  • connection portions 23 may be used as chip bumps, and the inferior chips are removed with their corresponding die pads by means of a trimming tool.
  • a customer can separate each KGD from the KGD array by cutting the tie bars 11 to use it individually.
  • Each KGD separated from the array regardless of its attachment to the die pad may be used for making an wire-bonded chip or a flip chip in accordance with the customer's desire. More descriptions about the usages and effects relevant to the produced KGD array are provided in the formerly filed specification.
  • the present invention is directed to a test socket useful for producing a plurality of KGDs, and not to the structures of the lead frame and KGD array.
  • the test socket of the present invention consists of an upper socket 42 and an under socket 48 composed of ceramic or plastic materials.
  • the edges of the upper and under sockets 42 and 48 are fixed to one another by a hinge 43 to be pivotably openable, and the opposite edges are fixed together by a clamp (not shown) when the test socket is closed.
  • a plurality of input/output pads 47 are formed on surface of a plug portion 51 protruding from a side of the upper socket 42 in order to transfer the test signals between the test signal generator and targeted bare chips.
  • a plurality of slot holes 45 formed in the upper socket 42 are aligned, when the test socket is closed, with the guiding holes 17 of the lead frame 10 (shown in FIG. 1 or FIG. 2) and with slot grooves 50 formed in the under socket 48.
  • a plurality of pins 46 are inserted through the slot holes 45, the guiding holes 17 and the slot grooves 50 so that the lead frame 10 shown in FIG. 2 is positionally fixed within the closed test socket.
  • test probes 44 extend to contact the leads 14. Also, the test probes 44 are electrically connected through one or multi-leveled metal layers (not shown) to the input/output pads 47 on the plug portion 51 which is to be inserted into a test board (not shown).
  • Alternative structural types of the test probes 44 may be possible, including a fogo style which includes a spring to flexibly support the test probe so as to move up and down in accordance with the pitch between the inner surface of the upper socket and the lead, and an isocon style in which a protruded contacting portion contacts the bonding pad 21 shown in FIG. 2.
  • the lead frame 10 is accommodated into the test socket and then the lead frame 10 including a plurality of bare chips 20 is fixed within the closed test socket by the pins 46 inserted through the slot holes 45, the guiding holes 17, and the slot grooves 50.
  • the number of chips placed onto one lead frame is sixteen (corresponding to each of eight die pads on each of two columns).
  • an edge of the side rail 16 is caught between the upper and under sockets 42 and 48 by means of the clamp (not shown).
  • the test socket accommodating the lead frame is then inserted into the test board through the plug portion 51 including the input/output pads 47 for testing.
  • the test board preferably receives a plurality of the test sockets.
  • the formation of a complete KGD array after the test is as described above in accordance with FIG. 3.
  • this test socket allows the testing cost as well as the manufacturing cost to be greatly reduced.
  • the MCM or ASIC modules employing a plurality of KGDs may be produced at a low cost are and adaptable to personal computers as well as super computer systems.
  • the IC chips can be employed in personal computers as well as the MCM and ASIC modules due to the low cost for the KGD.
  • test socket is varied to an alternative one in accordance with structure, size, usage and standardization of the lead frame
  • the invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof.
  • the present embodiment is therefore to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claim rather than by the foregoing description and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.

Abstract

A die testing apparatus according to the present invention includes a lead frame having a plurality of die pads, wherein a plurality of bare chips are mounted on the die pads. The bonding pads of each bare chips are connected to a plurality of leads associated with each die pad through a plurality of bonding wires. The die pads are supported by a plurality of tie bars and the leads are supported by an adhesion tape attached to the lead frame. The lead frame is placed in a test socket which includes an under socket having a plurality of slot grooves and an upper socket hinged with the under socket and having a plurality of slot holes and a plurality of test probes contacting the leads of the lead frame. The lead frame is fixed between the upper and under sockets by means of a plurality of pins penetrating the slot holes and guiding holes located at a periphery of the lead frame and then being inserted into the slot grooves, and one side of the lead frame is caught between the upper and under sockets by a clamp. The test socket has a plug portion with electrical contacts thereon, which is located at an edge of the socket so that it can be plugged into a testing board.

Description

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a test apparatus for testing integrated circuit chips and more particularly to a test socket for testing a plurality of bare chips to produce a plurality of known-good dies (hereinafter abbreviated to "KGD").
2. Description of the Prior Art
Standard integrated circuit chips, in general, are subjected to various tests in order to determine the reliability of the chips before distributing the chips for use. Briefly, there are two important reliability tests: one is an electrical characteristic test in which all input and output terminals are connected to a test signal generator to verify the transferring characteristics between the signals coming in and out at the terminals; and the other is a burn-in test in which a given chip is exposed to overstress conditions of higher than normal operating temperatures and voltages to verify its lifetime and to detect defects.
As an example, the burn-in test for a dynamic random access memory chip has been appreciated as a useful method to verify the reliability of memory circuit elements such as memory cells and signal lines. During the burn-in test, defects latent in a dynamic random access memory chip result in the destruction of gate oxide films of MOS transistors and shortening between multi-leveled conduction layers. These defective chips are abandoned as inferior and non-defective chips are selected instead. Since it is difficult to electrically connect a bare chip from a semiconductor wafer to the test signal generator, the tests are normally conducted by packaging the chip with external leads connected to chip pads, and inserting the external leads to a test socket, which is then mounted onto a test board. This, however, has disadvantages such as the waste of the costs for packaging a potentially inferior chip and the limitation for increasing the number of bare chips to be tested in one time.
Recently proposed and advanced integrated technologies employ a flip chip in which a plurality of bare chips are mounted on a ceramic board to yield faster operating speed, larger capacity, and integrating density than before. A multi-chip module (abbreviated to "MCM") is successfully being employed in a super computer system by several integrated circuit makers such as IBM, DEC and HITACHI with its own advantage of very large scale of integration rate. The MCM employs a plurality of chips placed onto ceramic boards including a high density arrangement of conduction lines. However, the very large scale of integration rate in the MCM technology is accompanied by technical and economical problems such as remarkably low yield, causing increased cost and decreased marketability. Though it is rigorously important to identify sufficient known-good dies (abbreviated to "KGD") of bare chips proved not to be defective, it is difficult to mass-produce the KGDs at a low cost because a single bare chip without external leads cannot be tested using the burn-in socket aforementioned or until the MCM package is mounted on a printing circuit board.
To overcome the problems described above, an apparatus is disclosed in U.S. Pat. No. 5,006,792 for providing a flip chip test socket adapter to perform the burn-in test with a bare chip, in which a plurality of solder bumps are formed on the bonding pads. The flip chip having the solder bumps on its bonding pads is inserted into the test socket adapter and is subjected to the burn-in test. The test socket adapter includes a substrate provided with cantilever beams, being accommodated within a case.
However, in the conventional test configuration, very expensive equipment must be provided to precisely form the solder bumps on the bonding pads of the IC chip because the pitches between the bonding pads are very narrow in the microscopic dimension. Furthermore, the test is performed on only one chip at a time in order to assure the reliability. Thus, the cost for one KGD may be increased and the test may not be advantageous for producing large number of the KGDs. Moreover, it is difficult to deal with single chip for an individual test of itself. In addition, the structure of the above-described socket adapter must be complicatedly changed to another configuration corresponding to another IC chip or the positions of the bumps.
SUMMARY OF THE INVENTION
Accordingly, it is an object of the invention to provide an apparatus for testing a plurality of bare chips at a low cost.
It is another object of the invention to provide a test apparatus for producing a plurality of KGDs, advantageously for manufacturing multi-chip modules or an ASIC modules at a low cost.
A known-good die testing apparatus according to the invention comprises a lead frame having a plurality of guiding holes, wherein a plurality of bare chips are mounted on a plurality of die pads and a plurality of bonding pads of the bare chips are electrically connected to a plurality of leads, the die pads being supported by a plurality of tie bars and the leads being supported by an adhesion tape adhered to the lead frame; an under socket having a plurality of slot grooves, on which the lead frame is mounted; and an upper socket and an under socket hinged with each other and having a plurality of slot holes and a plurality of test probe contacting the leads; whereby the lead frame is fixed between the upper and under sockets by means of a plurality of pins penetrating the slot holes and the guiding holes and then being inserted into the slot grooves, being fixed at its one side between the upper and under sockets by a clamp.
The foregoing and other objects, features and advantages of the invention will be apparent from the following and more particular description of the preferred embodiments of the invention, as illustrated in the accompanied drawings.
BRIEF DESCRIPTION OF THE DRAWING
FIG. 1 is a top view of a lead frame with die pads, which is accommodated in a test socket according to the present invention.
FIG. 2 is an enlarged top view of the lead frame of FIG. 1 including bare chips mounted on the die pads.
FIG. 3 is a perspective view illustrating one of a plurality of KGDs constructed in a KGD array completely produced.
FIG. 4 is a perspective view of the test socket according to the present invention, and
FIG. 5 is a cross-sectional view of the test socket taken along the line V--V in FIG. 4.
DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT
FIG. 1 shows a configuration of a lead frame to be accommodated into a test socket according to the invention, in order to obtain a plurality of KGDs through a test process proposed in the commonly assigned U.S. application Ser. No. 08/224,020, the entire content of which is incorporated herein by reference. In FIG. 1, a plurality of die pads 12 are connected to a lead frame 10 supported by tie bars 11. A plurality of leads 14 are located adjacent to the periphery of die pads 12. Openings 18 defined between side rails 16 and leads 14 reduce the distortion of the leads 14 during trimming steps for removing the side rails 16. The lead frame 10 does not include dam bars for interconnecting the leads 14 as in the conventional lead frames. In order to fix the leads 14 to the lead frame 10, as shown in FIG. 2 and FIG. 3, poly-amide adhesion tapes 22 are attached on and across the leads 14. A plurality of chips 20 are attached on the die pads 12 by means of adhesion materials 26, so that bonding wires 24 connect the leads 14 to corresponding bonding pads 21 of the chips 20. Each group of the leads 14 belonging to one chip 20 is electrically isolated from the lead frame 10 through subsequent trimming steps, where the openings 18 facilitates the trimming steps (Refer to FIG. 2). Inferior chips are detected and noted while the electrical characteristic and burn-in tests are being conducted simultaneously against the plurality of the chips 20. Then, a KGD array 30 including a plurality of KGDs as shown in part in FIG. 3 is completed by removing the bonding wires 24, the leads 14, and the adhesion tapes 22, and leaving the tie bars 11. The remaining connection portions 23 may be used as chip bumps, and the inferior chips are removed with their corresponding die pads by means of a trimming tool. A customer can separate each KGD from the KGD array by cutting the tie bars 11 to use it individually. Each KGD separated from the array regardless of its attachment to the die pad may be used for making an wire-bonded chip or a flip chip in accordance with the customer's desire. More descriptions about the usages and effects relevant to the produced KGD array are provided in the formerly filed specification.
It should be noted that the present invention is directed to a test socket useful for producing a plurality of KGDs, and not to the structures of the lead frame and KGD array.
Hereinafter, a preferred structure and usage of the test socket able to accommodate the lead frame shown in FIG. 2 for producing the KGD array will be described in detail. Referring to FIG. 4 and FIG. 5, the test socket of the present invention consists of an upper socket 42 and an under socket 48 composed of ceramic or plastic materials. The edges of the upper and under sockets 42 and 48 are fixed to one another by a hinge 43 to be pivotably openable, and the opposite edges are fixed together by a clamp (not shown) when the test socket is closed. A plurality of input/output pads 47 are formed on surface of a plug portion 51 protruding from a side of the upper socket 42 in order to transfer the test signals between the test signal generator and targeted bare chips. A plurality of slot holes 45 formed in the upper socket 42 are aligned, when the test socket is closed, with the guiding holes 17 of the lead frame 10 (shown in FIG. 1 or FIG. 2) and with slot grooves 50 formed in the under socket 48. A plurality of pins 46 are inserted through the slot holes 45, the guiding holes 17 and the slot grooves 50 so that the lead frame 10 shown in FIG. 2 is positionally fixed within the closed test socket.
From the inner surface of the upper socket 42 a plurality of test probes 44 extend to contact the leads 14. Also, the test probes 44 are electrically connected through one or multi-leveled metal layers (not shown) to the input/output pads 47 on the plug portion 51 which is to be inserted into a test board (not shown). Alternative structural types of the test probes 44 may be possible, including a fogo style which includes a spring to flexibly support the test probe so as to move up and down in accordance with the pitch between the inner surface of the upper socket and the lead, and an isocon style in which a protruded contacting portion contacts the bonding pad 21 shown in FIG. 2.
In order to produce a plurality of KGDs, as shown in FIG. 2, the lead frame 10 is accommodated into the test socket and then the lead frame 10 including a plurality of bare chips 20 is fixed within the closed test socket by the pins 46 inserted through the slot holes 45, the guiding holes 17, and the slot grooves 50. For example, for an 1 Mb SRAM, the number of chips placed onto one lead frame is sixteen (corresponding to each of eight die pads on each of two columns). Also, when the test socket is closed, an edge of the side rail 16 is caught between the upper and under sockets 42 and 48 by means of the clamp (not shown). The test socket accommodating the lead frame is then inserted into the test board through the plug portion 51 including the input/output pads 47 for testing. The test board preferably receives a plurality of the test sockets. The formation of a complete KGD array after the test is as described above in accordance with FIG. 3.
According to the invention as aforementioned, since a series of tests is performed simultaneously to produce a plurality of KGDs, this test socket allows the testing cost as well as the manufacturing cost to be greatly reduced. Thus, the MCM or ASIC modules employing a plurality of KGDs may be produced at a low cost are and adaptable to personal computers as well as super computer systems. Further, the IC chips can be employed in personal computers as well as the MCM and ASIC modules due to the low cost for the KGD.
As the test socket is varied to an alternative one in accordance with structure, size, usage and standardization of the lead frame, the invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. The present embodiment is therefore to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claim rather than by the foregoing description and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.

Claims (6)

What is claimed is:
1. A die-testing apparatus comprising:
a lead frame having a plurality of die pads for receiving a plurality of dies, respectively, each said die pad being adjacent to a plurality of leads, said lead frame having a plurality of guide holes formed therethrough; and
a test socket including:
an under socket portion having a plurality of slot grooves, said lead frame being mounted in said under socket portion; and
an upper socket portion hingedly attached to said lower socket portion, said upper socket portion having a plurality of slot holes and a plurality of test probes extending downwardly from an inner surface of said upper socket portion, said upper socket portion having a plug portion extending from an edge thereof, said plug portion having a plurality of input/output connection pads formed thereon, said connection pads being electrically connected to said plurality of test probes.
2. A die-testing apparatus according to claim 1, further comprising a test board for generating test signals having at least one slot for receiving said plug portion, said slot having electrical connection sites for electrically connecting said input/output pads and said test board.
3. A die-testing apparatus according to claim 1, wherein one each of said guide holes, said slot grooves, and said slot holes are in alignment, said apparatus further including a plurality of guide pins, each said guide pin extending from one of said slot grooves through one of said guide holes and penetrating one of said slot holes to thereby positionally fix said lead frame relative to said test socket.
4. The apparatus according to claim 1, wherein said upper and under sockets are made of insulation materials.
5. The apparatus according to claim 1, wherein said test probe is a mechanical contact type probe.
6. The apparatus according to claim 5, wherein said test probe is one of a fogo type and an isocon type.
US08/266,533 1993-06-25 1994-06-27 Known-good die testing apparatus Expired - Lifetime US5479105A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1019930011670A KR960011265B1 (en) 1993-06-25 1993-06-25 Test socket for no good die array
KR93-11670 1993-06-25

Publications (1)

Publication Number Publication Date
US5479105A true US5479105A (en) 1995-12-26

Family

ID=19358007

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/266,533 Expired - Lifetime US5479105A (en) 1993-06-25 1994-06-27 Known-good die testing apparatus

Country Status (4)

Country Link
US (1) US5479105A (en)
JP (1) JP2960649B2 (en)
KR (1) KR960011265B1 (en)
FR (1) FR2707013A1 (en)

Cited By (68)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5880591A (en) * 1996-04-16 1999-03-09 Teradyne, Inc. System for circuit modules having a plurality of independently positionable probes
US5894218A (en) * 1994-04-18 1999-04-13 Micron Technology, Inc. Method and apparatus for automatically positioning electronic dice within component packages
US5990692A (en) * 1996-05-10 1999-11-23 Samsung Electronics Co., Ltd. Testing apparatus for non-packaged semiconductor chip
WO2000011487A1 (en) * 1998-08-19 2000-03-02 Eles Equipment S.R.L. Equipment for performing electrical and environmental tests on semiconductor electronic devices
WO2000037950A1 (en) * 1998-12-21 2000-06-29 Kaitech Engineering, Inc. Lead frame structure for testing integrated circuits
US6140827A (en) * 1997-12-18 2000-10-31 Micron Technology, Inc. Method and apparatus for testing bumped die
US6214716B1 (en) 1998-09-30 2001-04-10 Micron Technology, Inc. Semiconductor substrate-based BGA interconnection and methods of farication same
US6287878B1 (en) 1999-07-22 2001-09-11 Samsung Electronics Co., Ltd. Method of fabricating chip scale package
US6525555B1 (en) * 1993-11-16 2003-02-25 Formfactor, Inc. Wafer-level burn-in and test
US6560735B1 (en) * 1999-08-03 2003-05-06 Agere Systems Inc Methods and apparatus for testing integrated circuits
US6636057B1 (en) * 1999-10-20 2003-10-21 Fujitsu Limited Electric part testing apparatus with movable adapter
US20040019841A1 (en) * 2002-07-25 2004-01-29 Ong Adrian E. Internally generating patterns for testing in an integrated circuit device
US6732304B1 (en) 2000-09-21 2004-05-04 Inapac Technology, Inc. Chip testing within a multi-chip semiconductor package
US20040094828A1 (en) * 2002-01-16 2004-05-20 Delphi Technologies, Inc. Double-sided multi-chip circuit component
US6754866B1 (en) 2001-09-28 2004-06-22 Inapac Technology, Inc. Testing of integrated circuit devices
US6776662B2 (en) * 2002-09-27 2004-08-17 Agilent Technologies, Inc. Discrete connector termination adapter
US6812726B1 (en) 2002-11-27 2004-11-02 Inapac Technology, Inc. Entering test mode and accessing of a packaged semiconductor device
US20050024977A1 (en) * 2000-09-21 2005-02-03 Ong Adrian E. Multiple power levels for a chip within a multi-chip semiconductor package
US20050070131A1 (en) * 2003-09-29 2005-03-31 Cookson Electronics, Inc. Electrical circuit assembly with micro-socket
US20050162182A1 (en) * 2002-07-25 2005-07-28 Ong Adrian E. Internally generating patterns for testing in an integrated circuit device
US20050289428A1 (en) * 2000-09-21 2005-12-29 Sidley Austin Brown & Wood Llp Architecture and method for testing of an integrated circuit device
US7061263B1 (en) 2001-11-15 2006-06-13 Inapac Technology, Inc. Layout and use of bond pads and probe pads for testing of integrated circuits devices
US20080188015A1 (en) * 2006-04-27 2008-08-07 Saruch Sangaunwong Testing and burn-in using a strip socket
US7466603B2 (en) 2006-10-03 2008-12-16 Inapac Technology, Inc. Memory accessing circuit system
US20080315900A1 (en) * 2007-06-22 2008-12-25 Qualitau, Inc. High temperature ceramic socket configured to test packaged semiconductor devices
US20090079448A1 (en) * 2007-09-25 2009-03-26 Formfactor, Inc. Method And Apparatus For Testing Devices Using Serially Controlled Resources
US20090085590A1 (en) * 2007-09-27 2009-04-02 Formfactor, Inc. Method And Apparatus For Testing Devices Using Serially Controlled Intelligent Switches
US20090164931A1 (en) * 2007-12-19 2009-06-25 Formfactor, Inc. Method and Apparatus for Managing Test Result Data Generated by a Semiconductor Test System
US20090209064A1 (en) * 2006-04-28 2009-08-20 Somchai Nonahasitthichai Lead frame land grid array
US20090224793A1 (en) * 2008-03-07 2009-09-10 Formfactor, Inc. Method And Apparatus For Designing A Custom Test System
US20090235131A1 (en) * 2008-03-11 2009-09-17 Formfactor, Inc. Method and apparatus for processing failures during semiconductor device testing
US7632373B2 (en) 2004-09-03 2009-12-15 Tyco Electronics Corporation Method of making electrical devices having an oxygen barrier coating
US20100025718A1 (en) * 2008-07-31 2010-02-04 Wei Shi Top contact LED thermal management
US20100050029A1 (en) * 2008-08-19 2010-02-25 Formfactor, Inc. Method And Apparatus For Testing Semiconductor Devices With Autonomous Expected Value Generation
US20100060157A1 (en) * 2008-09-10 2010-03-11 Wei Shi Phosphor layer arrangement for use with light emitting diodes
US20100136725A1 (en) * 2008-04-29 2010-06-03 Bridgelux, Inc. Thermal management for led
US7790512B1 (en) 2007-11-06 2010-09-07 Utac Thai Limited Molded leadframe substrate semiconductor package
US20100230802A1 (en) * 2009-03-12 2010-09-16 Utac Thai Limited Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US20100332177A1 (en) * 2009-06-30 2010-12-30 National Tsing Hua University Test access control apparatus and method thereof
US20110018111A1 (en) * 2009-07-23 2011-01-27 Utac Thai Limited Leadframe feature to minimize flip-chip semiconductor die collapse during flip-chip reflow
US7944225B2 (en) 2008-09-26 2011-05-17 Formfactor, Inc. Method and apparatus for providing a tester integrated circuit for testing a semiconductor device under test
US8001439B2 (en) 2001-09-28 2011-08-16 Rambus Inc. Integrated circuit testing module including signal shaping interface
US8013437B1 (en) 2006-09-26 2011-09-06 Utac Thai Limited Package with heat transfer
US8063650B2 (en) 2002-11-27 2011-11-22 Rambus Inc. Testing fuse configurations in semiconductor devices
US8063470B1 (en) 2008-05-22 2011-11-22 Utac Thai Limited Method and apparatus for no lead semiconductor package
US8125077B2 (en) 2006-09-26 2012-02-28 Utac Thai Limited Package with heat transfer
US8166361B2 (en) 2001-09-28 2012-04-24 Rambus Inc. Integrated circuit testing module configured for set-up and hold time testing
CN102565652A (en) * 2010-12-30 2012-07-11 展晶科技(深圳)有限公司 Detection device and detection method of encapsulation structure of light-emitting diode
US8286046B2 (en) 2001-09-28 2012-10-09 Rambus Inc. Integrated circuit testing module including signal shaping interface
US8334764B1 (en) 2008-12-17 2012-12-18 Utac Thai Limited Method and apparatus to prevent double semiconductor units in test socket
US8368189B2 (en) 2009-12-04 2013-02-05 Utac Thai Limited Auxiliary leadframe member for stabilizing the bond wire process
US8461694B1 (en) 2006-04-28 2013-06-11 Utac Thai Limited Lead frame ball grid array with traces under die having interlocking features
US8460970B1 (en) 2006-04-28 2013-06-11 Utac Thai Limited Lead frame ball grid array with traces under die having interlocking features
US8487451B2 (en) 2006-04-28 2013-07-16 Utac Thai Limited Lead frame land grid array with routing connector trace under unit
US8492906B2 (en) 2006-04-28 2013-07-23 Utac Thai Limited Lead frame ball grid array with traces under die
US8575732B2 (en) 2010-03-11 2013-11-05 Utac Thai Limited Leadframe based multi terminal IC package
US8871571B2 (en) 2010-04-02 2014-10-28 Utac Thai Limited Apparatus for and methods of attaching heat slugs to package tops
US9000590B2 (en) 2012-05-10 2015-04-07 Utac Thai Limited Protruding terminals with internal routing interconnections semiconductor device
US9006034B1 (en) 2012-06-11 2015-04-14 Utac Thai Limited Post-mold for semiconductor package having exposed traces
US9082607B1 (en) 2006-12-14 2015-07-14 Utac Thai Limited Molded leadframe substrate semiconductor package
US9355940B1 (en) 2009-12-04 2016-05-31 Utac Thai Limited Auxiliary leadframe member for stabilizing the bond wire process
US9449905B2 (en) 2012-05-10 2016-09-20 Utac Thai Limited Plated terminals with routing interconnections semiconductor device
US9761435B1 (en) 2006-12-14 2017-09-12 Utac Thai Limited Flip chip cavity package
US9805955B1 (en) 2015-11-10 2017-10-31 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US9947605B2 (en) 2008-09-04 2018-04-17 UTAC Headquarters Pte. Ltd. Flip chip cavity package
US10242953B1 (en) 2015-05-27 2019-03-26 Utac Headquarters PTE. Ltd Semiconductor package with plated metal shielding and a method thereof
US10242934B1 (en) 2014-05-07 2019-03-26 Utac Headquarters Pte Ltd. Semiconductor package with full plating on contact side surfaces and methods thereof
US10276477B1 (en) 2016-05-20 2019-04-30 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple stacked leadframes and a method of manufacturing the same

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100291382B1 (en) * 1997-04-30 2001-06-01 박주천 Tray for testing semiconductor device
KR100495091B1 (en) * 1998-09-21 2005-09-02 삼성전자주식회사 Known Good Die carrier
US6476629B1 (en) 2000-02-23 2002-11-05 Micron Technology, Inc. In-tray burn-in board for testing integrated circuit devices in situ on processing trays

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4329642A (en) * 1979-03-09 1982-05-11 Siliconix, Incorporated Carrier and test socket for leadless integrated circuit
US4644269A (en) * 1983-05-31 1987-02-17 Pylon Company Test fixture having full surface contact hinged lid
US5175491A (en) * 1991-09-18 1992-12-29 Sgs-Thomson Microelectronics, Inc. Integrated circuit testing fixture
US5177439A (en) * 1991-08-30 1993-01-05 U.S. Philips Corporation Probe card for testing unencapsulated semiconductor devices
US5180974A (en) * 1992-05-26 1993-01-19 Micron Technology, Inc. Semiconductor testing and shipping system

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5008615A (en) * 1989-11-03 1991-04-16 Motorola, Inc. Means and method for testing integrated circuits attached to a leadframe
KR960000793B1 (en) * 1993-04-07 1996-01-12 삼성전자주식회사 Manufacturing method of known good die array
KR100935769B1 (en) * 2008-05-02 2010-01-06 소리젠 주식회사 Varied characteristic compansated active noise cancelling with feedback control

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4329642A (en) * 1979-03-09 1982-05-11 Siliconix, Incorporated Carrier and test socket for leadless integrated circuit
US4644269A (en) * 1983-05-31 1987-02-17 Pylon Company Test fixture having full surface contact hinged lid
US5177439A (en) * 1991-08-30 1993-01-05 U.S. Philips Corporation Probe card for testing unencapsulated semiconductor devices
US5175491A (en) * 1991-09-18 1992-12-29 Sgs-Thomson Microelectronics, Inc. Integrated circuit testing fixture
US5180974A (en) * 1992-05-26 1993-01-19 Micron Technology, Inc. Semiconductor testing and shipping system

Cited By (169)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070013401A1 (en) * 1993-11-16 2007-01-18 Formfactor, Inc. Wafer-level burn-in and test
US6525555B1 (en) * 1993-11-16 2003-02-25 Formfactor, Inc. Wafer-level burn-in and test
US7078926B2 (en) 1993-11-16 2006-07-18 Formfactor, Inc. Wafer-level burn-in and test
US7688090B2 (en) 1993-11-16 2010-03-30 Formfactor, Inc. Wafer-level burn-in and test
US6788094B2 (en) 1993-11-16 2004-09-07 Formfactor, Inc. Wafer-level burn-in and test
US7345493B2 (en) 1993-11-16 2008-03-18 Formfactor, Inc. Wafer-level burn-in and test
US20050017750A1 (en) * 1993-11-16 2005-01-27 Formfactor, Inc. Wafer-level burn-in and test
US20080157808A1 (en) * 1993-11-16 2008-07-03 Formfactor, Inc. Wafer-level burn-in and test
US6900459B2 (en) 1994-04-18 2005-05-31 Micron Technology, Inc. Apparatus for automatically positioning electronic dice within component packages
US6150828A (en) * 1994-04-18 2000-11-21 Micron Technology, Inc. Method and apparatus for automatically positioning electronic dice with component packages
US6210984B1 (en) 1994-04-18 2001-04-03 Micron Technology, Inc. Method and apparatus for automatically positioning electronic dice within component packages
US6492187B1 (en) 1994-04-18 2002-12-10 Micron Technology, Inc. Method for automatically positioning electronic die within component packages
US6064194A (en) * 1994-04-18 2000-05-16 Micron Technology, Inc. Method and apparatus for automatically positioning electronic dice within component packages
US6353312B1 (en) 1994-04-18 2002-03-05 Micron Technology, Inc. Method for positioning a semiconductor die within a temporary package
US5955877A (en) * 1994-04-18 1999-09-21 Micron Technology, Inc. Method and apparatus for automatically positioning electronic dice within component packages
US5894218A (en) * 1994-04-18 1999-04-13 Micron Technology, Inc. Method and apparatus for automatically positioning electronic dice within component packages
US5880591A (en) * 1996-04-16 1999-03-09 Teradyne, Inc. System for circuit modules having a plurality of independently positionable probes
DE19718870B4 (en) * 1996-05-10 2005-07-07 Samsung Electronics Co., Ltd., Suwon Testing device for non-encapsulated semiconductor chips
US5990692A (en) * 1996-05-10 1999-11-23 Samsung Electronics Co., Ltd. Testing apparatus for non-packaged semiconductor chip
US7005870B2 (en) 1997-12-18 2006-02-28 Micron Technology, Inc. Interconnect bump plate
US6337574B1 (en) 1997-12-18 2002-01-08 Micron Technology, Inc. Method and apparatus for testing bumped die
US20020185301A1 (en) * 1997-12-18 2002-12-12 Wark James M. Method and apparatus for testing bumped die
US6472894B1 (en) 1997-12-18 2002-10-29 Micron Technology, Inc. Apparatus for testing bumped die
US6411118B1 (en) 1997-12-18 2002-06-25 Micron Technology, Inc. Method and apparatus for testing bumped die
US6927589B2 (en) 1997-12-18 2005-08-09 Micron Technology, Inc. Apparatus for testing bumped die
US6630837B2 (en) 1997-12-18 2003-10-07 Micron Technology, Inc. Apparatus for testing bumped die
US6486552B2 (en) 1997-12-18 2002-11-26 Micron Technology, Inc. Method and apparatus for testing bumped die
US6303993B1 (en) 1997-12-18 2001-10-16 Micron Technology, Inc. Method and apparatus for testing bumped die
US20070063722A1 (en) * 1997-12-18 2007-03-22 Wark James M Method and apparatus for testing bumped die
US6140827A (en) * 1997-12-18 2000-10-31 Micron Technology, Inc. Method and apparatus for testing bumped die
US20050174134A1 (en) * 1997-12-18 2005-08-11 Wark James M. Method and apparatus for testing bumped die
US20070090855A1 (en) * 1997-12-18 2007-04-26 Wark James M Method and apparatus for testing bumped die
WO2000011488A1 (en) * 1998-08-19 2000-03-02 Eles Semiconductor Equipment S.P.A. An apparatus for performing electrical and environmental tests on electronic semiconductor devices
WO2000011487A1 (en) * 1998-08-19 2000-03-02 Eles Equipment S.R.L. Equipment for performing electrical and environmental tests on semiconductor electronic devices
US6599822B1 (en) 1998-09-30 2003-07-29 Micron Technology, Inc. Methods of fabricating semiconductor substrate-based BGA interconnection
US7126224B2 (en) 1998-09-30 2006-10-24 Micron Technology, Inc. Semiconductor substrate-based interconnection assembly for semiconductor device bearing external connection elements
US6740578B2 (en) 1998-09-30 2004-05-25 Micron Technology, Inc. Methods of fabricating semiconductor substrate-based BGA interconnections
US20040212092A1 (en) * 1998-09-30 2004-10-28 Salman Akram Methods of fabricating semiconductor substrate-based BGA interconnections
US20040004228A1 (en) * 1998-09-30 2004-01-08 Salman Akram Methods of fabricating semiconductor substrate-based BGA interconnection
US6646286B1 (en) 1998-09-30 2003-11-11 Micron Technology, Inc. Semiconductor substrate-based BGA interconnection
US6214716B1 (en) 1998-09-30 2001-04-10 Micron Technology, Inc. Semiconductor substrate-based BGA interconnection and methods of farication same
US20070262463A1 (en) * 1998-09-30 2007-11-15 Salman Akram Semiconductor substrate-based interconnection assembly for semiconductor device bearing external elements
US7061109B2 (en) 1998-09-30 2006-06-13 Micron Technology, Inc. Semiconductor substrate-based BGA interconnection for testing semiconductor devices
US6392427B1 (en) 1998-12-21 2002-05-21 Kaitech Engineering, Inc. Testing electronic devices
WO2000037950A1 (en) * 1998-12-21 2000-06-29 Kaitech Engineering, Inc. Lead frame structure for testing integrated circuits
US6287878B1 (en) 1999-07-22 2001-09-11 Samsung Electronics Co., Ltd. Method of fabricating chip scale package
US6560735B1 (en) * 1999-08-03 2003-05-06 Agere Systems Inc Methods and apparatus for testing integrated circuits
US6636057B1 (en) * 1999-10-20 2003-10-21 Fujitsu Limited Electric part testing apparatus with movable adapter
US7240254B2 (en) 2000-09-21 2007-07-03 Inapac Technology, Inc Multiple power levels for a chip within a multi-chip semiconductor package
US6732304B1 (en) 2000-09-21 2004-05-04 Inapac Technology, Inc. Chip testing within a multi-chip semiconductor package
US7444575B2 (en) 2000-09-21 2008-10-28 Inapac Technology, Inc. Architecture and method for testing of an integrated circuit device
US20050289428A1 (en) * 2000-09-21 2005-12-29 Sidley Austin Brown & Wood Llp Architecture and method for testing of an integrated circuit device
US20040196709A1 (en) * 2000-09-21 2004-10-07 Ong Adrian E. Chip testing within a multi-chip semiconductor package
US7139945B2 (en) 2000-09-21 2006-11-21 Inapac Technology, Inc. Chip testing within a multi-chip semiconductor package
US20050024977A1 (en) * 2000-09-21 2005-02-03 Ong Adrian E. Multiple power levels for a chip within a multi-chip semiconductor package
US6754866B1 (en) 2001-09-28 2004-06-22 Inapac Technology, Inc. Testing of integrated circuit devices
US8286046B2 (en) 2001-09-28 2012-10-09 Rambus Inc. Integrated circuit testing module including signal shaping interface
US8001439B2 (en) 2001-09-28 2011-08-16 Rambus Inc. Integrated circuit testing module including signal shaping interface
US9116210B2 (en) 2001-09-28 2015-08-25 Rambus Inc. Integrated circuit testing module including signal shaping interface
US20040225937A1 (en) * 2001-09-28 2004-11-11 Ong Adrian E. Testing of integrated circuit devices
US8166361B2 (en) 2001-09-28 2012-04-24 Rambus Inc. Integrated circuit testing module configured for set-up and hold time testing
US7103815B2 (en) 2001-09-28 2006-09-05 Inapac Technology, Inc. Testing of integrated circuit devices
US10114073B2 (en) 2001-09-28 2018-10-30 Rambus Inc. Integrated circuit testing
US7061263B1 (en) 2001-11-15 2006-06-13 Inapac Technology, Inc. Layout and use of bond pads and probe pads for testing of integrated circuits devices
US20040094828A1 (en) * 2002-01-16 2004-05-20 Delphi Technologies, Inc. Double-sided multi-chip circuit component
US7313740B2 (en) 2002-07-25 2007-12-25 Inapac Technology, Inc. Internally generating patterns for testing in an integrated circuit device
US20040019841A1 (en) * 2002-07-25 2004-01-29 Ong Adrian E. Internally generating patterns for testing in an integrated circuit device
US20050162182A1 (en) * 2002-07-25 2005-07-28 Ong Adrian E. Internally generating patterns for testing in an integrated circuit device
US6776662B2 (en) * 2002-09-27 2004-08-17 Agilent Technologies, Inc. Discrete connector termination adapter
US8717052B2 (en) 2002-11-27 2014-05-06 Rambus Inc. Testing fuse configurations in semiconductor devices
US6882171B2 (en) 2002-11-27 2005-04-19 Inapac Technology, Inc. Bonding pads for testing of a semiconductor device
US11009548B2 (en) 2002-11-27 2021-05-18 Rambus Inc. Testing fuse configurations in semiconductor devices
US10302696B2 (en) 2002-11-27 2019-05-28 Rambus Inc. Testing fuse configurations in semiconductor devices
US8063650B2 (en) 2002-11-27 2011-11-22 Rambus Inc. Testing fuse configurations in semiconductor devices
US9568544B2 (en) 2002-11-27 2017-02-14 Rambus Inc. Testing fuse configurations in semiconductor devices
US6812726B1 (en) 2002-11-27 2004-11-02 Inapac Technology, Inc. Entering test mode and accessing of a packaged semiconductor device
US20050204223A1 (en) * 2002-11-27 2005-09-15 Ong Adrian E. Bonding pads for testing of a semiconductor device
US7259582B2 (en) 2002-11-27 2007-08-21 Inapac Technology, Inc. Bonding pads for testing of a semiconductor device
US20050070131A1 (en) * 2003-09-29 2005-03-31 Cookson Electronics, Inc. Electrical circuit assembly with micro-socket
US6881074B1 (en) 2003-09-29 2005-04-19 Cookson Electronics, Inc. Electrical circuit assembly with micro-socket
US7632373B2 (en) 2004-09-03 2009-12-15 Tyco Electronics Corporation Method of making electrical devices having an oxygen barrier coating
US20080188015A1 (en) * 2006-04-27 2008-08-07 Saruch Sangaunwong Testing and burn-in using a strip socket
US7656173B1 (en) * 2006-04-27 2010-02-02 Utac Thai Limited Strip socket having a recessed portions in the base to accept bottom surface of packaged semiconductor devices mounted on a leadframe for testing and burn-in
US20080211072A1 (en) * 2006-04-27 2008-09-04 Saruch Sangaunwong Testing and burn-in using a strip socket
US7696772B2 (en) 2006-04-27 2010-04-13 Ns Electronics Bangkok Ltd Strip socket for testing and burn-in having recessed portions with material that extends across a bottom surface of the corresponding semiconductor device
US8652879B2 (en) 2006-04-28 2014-02-18 Utac Thai Limited Lead frame ball grid array with traces under die
US8575762B2 (en) 2006-04-28 2013-11-05 Utac Thai Limited Very extremely thin semiconductor package
US20100127363A1 (en) * 2006-04-28 2010-05-27 Utac Thai Limited Very extremely thin semiconductor package
US8704381B2 (en) 2006-04-28 2014-04-22 Utac Thai Limited Very extremely thin semiconductor package
US9099317B2 (en) 2006-04-28 2015-08-04 Utac Thai Limited Method for forming lead frame land grid array
US8461694B1 (en) 2006-04-28 2013-06-11 Utac Thai Limited Lead frame ball grid array with traces under die having interlocking features
US8460970B1 (en) 2006-04-28 2013-06-11 Utac Thai Limited Lead frame ball grid array with traces under die having interlocking features
US8310060B1 (en) 2006-04-28 2012-11-13 Utac Thai Limited Lead frame land grid array
US8487451B2 (en) 2006-04-28 2013-07-16 Utac Thai Limited Lead frame land grid array with routing connector trace under unit
US8492906B2 (en) 2006-04-28 2013-07-23 Utac Thai Limited Lead frame ball grid array with traces under die
US20090209064A1 (en) * 2006-04-28 2009-08-20 Somchai Nonahasitthichai Lead frame land grid array
US8685794B2 (en) 2006-04-28 2014-04-01 Utac Thai Limited Lead frame land grid array with routing connector trace under unit
US8125077B2 (en) 2006-09-26 2012-02-28 Utac Thai Limited Package with heat transfer
US8013437B1 (en) 2006-09-26 2011-09-06 Utac Thai Limited Package with heat transfer
US7466603B2 (en) 2006-10-03 2008-12-16 Inapac Technology, Inc. Memory accessing circuit system
US9761435B1 (en) 2006-12-14 2017-09-12 Utac Thai Limited Flip chip cavity package
US9082607B1 (en) 2006-12-14 2015-07-14 Utac Thai Limited Molded leadframe substrate semiconductor package
US9093486B2 (en) 2006-12-14 2015-07-28 Utac Thai Limited Molded leadframe substrate semiconductor package
US9099294B1 (en) 2006-12-14 2015-08-04 Utac Thai Limited Molded leadframe substrate semiconductor package
US9196470B1 (en) 2006-12-14 2015-11-24 Utac Thai Limited Molded leadframe substrate semiconductor package
US9711343B1 (en) 2006-12-14 2017-07-18 Utac Thai Limited Molded leadframe substrate semiconductor package
US9899208B2 (en) 2006-12-14 2018-02-20 Utac Thai Limited Molded leadframe substrate semiconductor package
US20080315900A1 (en) * 2007-06-22 2008-12-25 Qualitau, Inc. High temperature ceramic socket configured to test packaged semiconductor devices
US7602201B2 (en) * 2007-06-22 2009-10-13 Qualitau, Inc. High temperature ceramic socket configured to test packaged semiconductor devices
US7888955B2 (en) 2007-09-25 2011-02-15 Formfactor, Inc. Method and apparatus for testing devices using serially controlled resources
US20090079448A1 (en) * 2007-09-25 2009-03-26 Formfactor, Inc. Method And Apparatus For Testing Devices Using Serially Controlled Resources
US20090085590A1 (en) * 2007-09-27 2009-04-02 Formfactor, Inc. Method And Apparatus For Testing Devices Using Serially Controlled Intelligent Switches
US7977959B2 (en) 2007-09-27 2011-07-12 Formfactor, Inc. Method and apparatus for testing devices using serially controlled intelligent switches
US8872534B2 (en) 2007-09-27 2014-10-28 Formfactor, Inc. Method and apparatus for testing devices using serially controlled intelligent switches
US8338922B1 (en) 2007-11-06 2012-12-25 Utac Thai Limited Molded leadframe substrate semiconductor package
US7790512B1 (en) 2007-11-06 2010-09-07 Utac Thai Limited Molded leadframe substrate semiconductor package
US20090164931A1 (en) * 2007-12-19 2009-06-25 Formfactor, Inc. Method and Apparatus for Managing Test Result Data Generated by a Semiconductor Test System
US20090224793A1 (en) * 2008-03-07 2009-09-10 Formfactor, Inc. Method And Apparatus For Designing A Custom Test System
US8122309B2 (en) 2008-03-11 2012-02-21 Formfactor, Inc. Method and apparatus for processing failures during semiconductor device testing
US20090235131A1 (en) * 2008-03-11 2009-09-17 Formfactor, Inc. Method and apparatus for processing failures during semiconductor device testing
US7892870B2 (en) 2008-04-29 2011-02-22 Bridgelux, Inc. Thermal management for LED
US20100136725A1 (en) * 2008-04-29 2010-06-03 Bridgelux, Inc. Thermal management for led
US8071426B2 (en) 2008-05-22 2011-12-06 Utac Thai Limited Method and apparatus for no lead semiconductor package
US8063470B1 (en) 2008-05-22 2011-11-22 Utac Thai Limited Method and apparatus for no lead semiconductor package
US20100025718A1 (en) * 2008-07-31 2010-02-04 Wei Shi Top contact LED thermal management
US8084283B2 (en) 2008-07-31 2011-12-27 Bridgelux, Inc. Top contact LED thermal management
US8080827B2 (en) * 2008-07-31 2011-12-20 Bridgelux, Inc. Top contact LED thermal management
US20100133581A1 (en) * 2008-07-31 2010-06-03 Bridgelux, Inc. Top contact led thermal management
US20100050029A1 (en) * 2008-08-19 2010-02-25 Formfactor, Inc. Method And Apparatus For Testing Semiconductor Devices With Autonomous Expected Value Generation
US8095841B2 (en) 2008-08-19 2012-01-10 Formfactor, Inc. Method and apparatus for testing semiconductor devices with autonomous expected value generation
US9947605B2 (en) 2008-09-04 2018-04-17 UTAC Headquarters Pte. Ltd. Flip chip cavity package
US7859190B2 (en) 2008-09-10 2010-12-28 Bridgelux, Inc. Phosphor layer arrangement for use with light emitting diodes
US20100060157A1 (en) * 2008-09-10 2010-03-11 Wei Shi Phosphor layer arrangement for use with light emitting diodes
US7944225B2 (en) 2008-09-26 2011-05-17 Formfactor, Inc. Method and apparatus for providing a tester integrated circuit for testing a semiconductor device under test
US8334764B1 (en) 2008-12-17 2012-12-18 Utac Thai Limited Method and apparatus to prevent double semiconductor units in test socket
US8431443B2 (en) 2009-03-12 2013-04-30 Utac Thai Limited Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US20100230802A1 (en) * 2009-03-12 2010-09-16 Utac Thai Limited Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US20100233854A1 (en) * 2009-03-12 2010-09-16 Utac Thai Limited Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US8367476B2 (en) 2009-03-12 2013-02-05 Utac Thai Limited Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US8569877B2 (en) 2009-03-12 2013-10-29 Utac Thai Limited Metallic solderability preservation coating on metal part of semiconductor package to prevent oxide
US20100332177A1 (en) * 2009-06-30 2010-12-30 National Tsing Hua University Test access control apparatus and method thereof
US9449900B2 (en) 2009-07-23 2016-09-20 UTAC Headquarters Pte. Ltd. Leadframe feature to minimize flip-chip semiconductor die collapse during flip-chip reflow
US20110018111A1 (en) * 2009-07-23 2011-01-27 Utac Thai Limited Leadframe feature to minimize flip-chip semiconductor die collapse during flip-chip reflow
US9355940B1 (en) 2009-12-04 2016-05-31 Utac Thai Limited Auxiliary leadframe member for stabilizing the bond wire process
US8368189B2 (en) 2009-12-04 2013-02-05 Utac Thai Limited Auxiliary leadframe member for stabilizing the bond wire process
US8575732B2 (en) 2010-03-11 2013-11-05 Utac Thai Limited Leadframe based multi terminal IC package
US8722461B2 (en) 2010-03-11 2014-05-13 Utac Thai Limited Leadframe based multi terminal IC package
US8871571B2 (en) 2010-04-02 2014-10-28 Utac Thai Limited Apparatus for and methods of attaching heat slugs to package tops
CN102565652A (en) * 2010-12-30 2012-07-11 展晶科技(深圳)有限公司 Detection device and detection method of encapsulation structure of light-emitting diode
US9000590B2 (en) 2012-05-10 2015-04-07 Utac Thai Limited Protruding terminals with internal routing interconnections semiconductor device
US9922914B2 (en) 2012-05-10 2018-03-20 Utac Thai Limited Plated terminals with routing interconnections semiconductor device
US9922913B2 (en) 2012-05-10 2018-03-20 Utac Thai Limited Plated terminals with routing interconnections semiconductor device
US9449905B2 (en) 2012-05-10 2016-09-20 Utac Thai Limited Plated terminals with routing interconnections semiconductor device
US9972563B2 (en) 2012-05-10 2018-05-15 UTAC Headquarters Pte. Ltd. Plated terminals with routing interconnections semiconductor device
US9029198B2 (en) 2012-05-10 2015-05-12 Utac Thai Limited Methods of manufacturing semiconductor devices including terminals with internal routing interconnections
US9397031B2 (en) 2012-06-11 2016-07-19 Utac Thai Limited Post-mold for semiconductor package having exposed traces
US9006034B1 (en) 2012-06-11 2015-04-14 Utac Thai Limited Post-mold for semiconductor package having exposed traces
US10242934B1 (en) 2014-05-07 2019-03-26 Utac Headquarters Pte Ltd. Semiconductor package with full plating on contact side surfaces and methods thereof
US10242953B1 (en) 2015-05-27 2019-03-26 Utac Headquarters PTE. Ltd Semiconductor package with plated metal shielding and a method thereof
US10269686B1 (en) 2015-05-27 2019-04-23 UTAC Headquarters PTE, LTD. Method of improving adhesion between molding compounds and an apparatus thereof
US9922843B1 (en) 2015-11-10 2018-03-20 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US10163658B2 (en) 2015-11-10 2018-12-25 UTAC Headquarters PTE, LTD. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US10096490B2 (en) 2015-11-10 2018-10-09 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US10032645B1 (en) 2015-11-10 2018-07-24 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US9805955B1 (en) 2015-11-10 2017-10-31 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US10325782B2 (en) 2015-11-10 2019-06-18 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US10734247B2 (en) 2015-11-10 2020-08-04 Utac Headquarters PTE. Ltd Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US9917038B1 (en) 2015-11-10 2018-03-13 Utac Headquarters Pte Ltd Semiconductor package with multiple molding routing layers and a method of manufacturing the same
US10276477B1 (en) 2016-05-20 2019-04-30 UTAC Headquarters Pte. Ltd. Semiconductor package with multiple stacked leadframes and a method of manufacturing the same

Also Published As

Publication number Publication date
FR2707013B1 (en) 1997-12-12
JPH0755878A (en) 1995-03-03
JP2960649B2 (en) 1999-10-12
FR2707013A1 (en) 1994-12-30
KR950001971A (en) 1995-01-04
KR960011265B1 (en) 1996-08-21

Similar Documents

Publication Publication Date Title
US5479105A (en) Known-good die testing apparatus
JP3014338B2 (en) Test equipment for unpackaged semiconductor chips
US7061263B1 (en) Layout and use of bond pads and probe pads for testing of integrated circuits devices
US7141997B2 (en) Method for testing using a universal wafer carrier for wafer level die burn-in
KR101176858B1 (en) Test method for yielding a known good die
US6871307B2 (en) Efficient test structure for non-volatile memory and other semiconductor integrated circuits
US5539324A (en) Universal wafer carrier for wafer level die burn-in
JPH07221146A (en) Nondestructive interconnected system for semiconductor device
US20070035318A1 (en) Donut-type parallel probe card and method of testing semiconductor wafer using same
US5936876A (en) Semiconductor integrated circuit core probing for failure analysis
US7511520B2 (en) Universal wafer carrier for wafer level die burn-in
KR0141453B1 (en) Manufacturing method of known-good die
KR0125970B1 (en) Test socket for known-good die
KR0124047B1 (en) Die layout method in semiconductor wafer
KR0181100B1 (en) Known good die manufacturing apparatus using lead frame with support ring pad
KR0169819B1 (en) Apparatus for fabricating known good die
KR950014752B1 (en) Known good die array producting method
KR19980025882A (en) Production method of know good good

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIM, IL UNG;CHOI, SI DON;REEL/FRAME:007201/0747

Effective date: 19940722

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12