US5572667A - Interrupt processing device for controlling the timing of an interrupt signal initiated by a debugging break point in an instruction code - Google Patents

Interrupt processing device for controlling the timing of an interrupt signal initiated by a debugging break point in an instruction code Download PDF

Info

Publication number
US5572667A
US5572667A US08/266,894 US26689494A US5572667A US 5572667 A US5572667 A US 5572667A US 26689494 A US26689494 A US 26689494A US 5572667 A US5572667 A US 5572667A
Authority
US
United States
Prior art keywords
signal
execution
interrupt
instruction code
interrupt signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
US08/266,894
Inventor
Masako Ideta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Assigned to NEC CORPORATION reassignment NEC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: IDETA, MASAKO
Application granted granted Critical
Publication of US5572667A publication Critical patent/US5572667A/en
Assigned to NEC ELECTRONICS CORPORATION reassignment NEC ELECTRONICS CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NEC CORPORATION
Assigned to RENESAS ELECTRONICS CORPORATION reassignment RENESAS ELECTRONICS CORPORATION CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: NEC ELECTRONICS CORPORATION
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging

Definitions

  • the present invention relates to an information processing device, especially an information processing device enabling to freely set a breakpoint.
  • FIG. 5 is a block diagram of an information processing device 40 having the pipeline structure.
  • a bus control unit 41 in this figure is a unit exchanging data with external memories and peripheral devices of the information processing device 40.
  • a prefetch unit 42 is a unit for controlling to fetch instruction codes and for storing the fetched instructions into a buffer in the prefetch unit 42.
  • An instruction decoding unit 43 reads out the instructions stored in the buffer of the prefetch unit 42 in order and decodes them into a data format for an execution unit 44.
  • the execution unit 44 is a unit for executing the instructions in accordance with the decoded instructions.
  • a user who intends to debug a user program sets in advance some addresses (breakpoints) that suspend program in the user program during execution of a monitor program of the in-circuit emulator.
  • the breakpoint detection circuit detects an address that suspends execution of the user program and generates an interrupt before or after execution of an instruction that is set with the breakpoint.
  • the control of the instruction is moved to the monitor program.
  • the user can operate the monitor program to display the contents of a register or a memory to debug the user program.
  • FIG. 6 is a block diagram showing a flow of a break operation of the above-mentioned art.
  • the breakpoint detection circuit 50 makes an external break signal A active. Information of the external break signal A is taken into the prefetch unit 42 with the fetched instruction B.
  • FIG. 7 showing a typical example.
  • the information is sent into both an instruction execution processing section 51 and an interrupt control section 52 in the execution unit 44.
  • the instruction decoding unit 43 makes an instruction input signal D active when sending out the information of the decoded instruction C and the external break signal A to the execution unit 44.
  • the instruction input signal D is also sent into the interrupt control section 52.
  • the external break signal A that has been made active by the breakpoint detection circuit 50 is input into a delay-flip-flop 53 (delay-flip-flop is shortened as D-F/F in figures) in the interrupt control section 52.
  • the instruction input signal D that informs the moment just before execution of the instruction code is output to the delay-flip-flop 53 by the instruction decoding unit 43.
  • the outputs of the delay-flip-flops 53 and 54 are input into the selector 55 as an input X and an input Y, respectively.
  • the selector 55 generates an interrupt signal I for debugging at the time of input of said interrupt signal for before-execution of instruction E, that is, the time before execution of the instruction, because the before-execution of an instruction (the input X of the selector 55) is selected as an output for interrupt for debugging by a selection signal H from the register 56.
  • the interrupt processing section 57 receives the interrupt signal for debugging I at a sampling timing, suspends the following instructions and moves execution onto the other address. An operation timing at this time is shown in FIG. 8.
  • the selector 55 generates the interrupt signal for debugging I at the time of input of said interrupt signal for after-execution of instruction G, that is, the time after execution of the instruction, because the after-execution of instruction (the input Y of the selector 55) is selected as an output for interrupt for debugging by the selection signal H from the register 56.
  • the interrupt processing section 57 receives an interrupt.
  • the operation timing at this time is shown in FIG. 9.
  • the external break signal A that has been made active by the breakpoint detection circuit 50 is input into the delay-flip-flop 53 in the interrupt control section 52.
  • the instruction input signal D is not output in or after the second byte of the decoded instruction C, because the instruction input signal D has been output in synchronized with the first byte of the decoded instruction C.
  • the instruction input signal D is not output in synchronized with the external break signal A.
  • the delay-flip-flop 54 uses the interrupt signal E for before-execution of instruction as an input, so it cannot output the interrupt signal for after-execution of instruction G.
  • the operation timing at this time is shown in FIG. 10. (The case that a breakpoint is set in the second byte of the instruction code is shown).
  • the prior art has a limitation that user must set a breakpoint at the user first byte of an instruction.
  • the object of the present invention is to provide an information processing device enabling to increase efficiency of program development.
  • an information processing device for generating an interrupt using an interrupt signal when having received request for interrupt by a break signal corresponding to a fetched instruction code, comprising: a means for outputting an execution completion signal that informs completion of execution of the instruction code; and a means for outputting an interrupt signal that outputs the interrupt signal using the break signal and the execution completion signal, when having received the break signal that is output at the time of detection of a breakpoint set in or after the second byte of the instruction code.
  • said information processing device when having received said break signal that is output at the time of detection of a breakpoint set in or after the second byte of said instruction code, said information processing device stores the event of input of said break signal, outputs said interrupt signal at the timing of completion of execution of said instruction code and generates said interrupt.
  • FIG. 1 is a block diagram of the first embodiment of the present invention.
  • FIG. 2 is a timing chart of the first embodiment of the case that a breakpoint is set in the second byte of an instruction code.
  • FIG. 3 is a block diagram of the second embodiment of the present invention.
  • FIG. 4 is a block diagram of the third embodiment of the present invention.
  • FIG. 5 is a block diagram of an information processing device having a prior pipeline structure.
  • FIG. 6 is a block diagram showing details of an execution unit 44 in FIG. 5.
  • FIG. 7 is a figure showing data exchange between an instruction decoding unit 43 and the execution unit 44.
  • FIG. 8 is a timing chart in the case that a breakpoint is set in the first byte of an instruction code and a selector is set so as to output an interrupt for debugging before execution of the instruction.
  • FIG. 9 is a timing chart in the case that a breakpoint is set in the first byte of an instruction code and a selector is set so as to output an interrupt for debugging after execution of the instruction.
  • FIG. 10 is a timing chart in the case that a breakpoint is set in or after the second byte of an instruction code and a selector is set so as to output an interrupt for debugging before execution of the instruction.
  • FIG. 1 is a block diagram of the first embodiment of the present invention. Where, a component in FIG. 1 having the same function as that in FIG. 6 is referred with the same number in FIG. 6, and the execution thereof is omitted.
  • 1 is an information processing device of the present invention.
  • 3 is the first delay-flip-flop. It latches the external break signal A as a data at input timing of the instruction signal D and makes an interrupt signal for before-execution of instruction E active.
  • set-reset-flip-flop 4 is a set-reset-flip-flop (set-reset-flip-flop is shortened as RS-F/F in the figures). It inputs an external break signal A and stores the event of input of the external break signal A. Also it is outputting a memory signal J during storing the event.
  • the set-reset-flip-flop 4 is reset when a reset signal K output from an interrupt processing section 6 described later is input thereto
  • the fifth is the second delay-flip-flop. It latches the memory signal J output from the set-reset-flip-flop 4 as a data at input timing of the instruction execution processing signal F and makes an interrupt signal for after-execution of instruction G active.
  • the interrupt control section 2 comprises the delay-flip-flop 3, the set-reset-flip-flop 4 and the delay-flip-flop 5.
  • this interrupt processing section is an interrupt processing section. It inputs the interrupt signal for before-execution of instruction E and the interrupt signal for after-execution of instruction G and carries out interrupt processing. In addition, when having received the interrupt signal for before-execution of instruction E and the interrupt signal for after-execution of instruction G, this interrupt processing section outputs the reset signal K to the set-reset-flip-flop 4.
  • the delay flip-flop 3 latches the external break signal A as a data. Also, the set-reset-flip-flop 4 stores the event of input of the external break signal A and outputs the memory signal J.
  • the delay flip-flop 3 makes the interrupt signal for before-execution of instruction E active at the timing (before execution of instruction) of input of the instruction input signal D.
  • the interrupt signal for before-execution of instruction E is input into the interrupt processing section 6 and interrupt processing is carried out before execution of the instruction.
  • the operation timing at this time is the same as that of FIG. 8.
  • the delay flip-flop 3 latches the external break signal A as a data. Also, the set-reset-flip-flop 4 stores the event of input of the external break signal A and outputs the memory signal J.
  • the instruction input signal D has been output before the external break signal A is output, so the delay flip-flop 3 does not output the interrupt signal for before-execution of instruction E.
  • the memory signal J has been output from the set-reset-flip-flop 4, so the delay flip-flop 5 makes the interrupt signal for after-execution of instruction G active at the timing (after execution of the instruction) of input of the instruction execution processing signal F.
  • the interrupt signal for after-execution of instruction G is input into the interrupt processing section 6 and interrupt processing is carried out after execution of the instruction.
  • the operation timing at this time is shown in FIG. 2.
  • FIG. 3 is a block diagram of the second embodiment of the present invention.
  • the second embodiment features that an OR circuit 7, which inputs the interrupt signal for before-execution of instruction E output from the first delay flip-flop 3 and the interrupt signal for after-execution of instruction G output from the second delay flip-flop 5 is provided.
  • This OR circuit 7 enables a single signal line to be connected to the interrupt processing section 6, so it is enough to prepare only one unit of register and so on for the interrupt processing section 6.
  • FIG. 4 is a block diagram of the third embodiment.
  • the third embodiment comprises a selector 8 that enables to switch over an output of interrupt signal between before- or after-execution of instruction when a breakpoint is set in the first byte of an instruction code and a register 9 for outputting a switching instruction for the selector 8, in addition to the first embodiment.
  • the delay flip-flop 3 latches the external break signal A as a data. Also, the set-reset-flip-flop 4 stores the event of input of the external break signal A and outputs the memory signal J.
  • the delay flip-flop 3 makes the interrupt signal for before-execution of instruction E active at the timing (before execution of the instruction) of input of the instruction input signal D.
  • the selector 8 selects an interrupt signal of before-execution of instruction (the input X of the selector 8) according to a selection signal H output from the register 9, so an interrupt signal L is output at the time of input of said interrupt signal for before-execution of instruction E, that is, before execution of the instruction.
  • the delay flip-flop 3 latches the external break signal A as a data. Also, the set-reset-flip-flop 4 stores the event of input of the external break signal A and outputs the memory signal J.
  • the delay flip-flop 3 makes the interrupt signal for before-execution of instruction E active at the timing (before execution of the instruction) of input of the instruction input signal D.
  • the selector 8 is set so as to output the interrupt signal L after execution of the instruction, so the interrupt signal L can not be output by the interrupt signal for before-execution of instruction E.
  • the memory signal J has been output from the set-reset-flip-flop 4, so the delay flip-flop 5 makes the interrupt signal for after-execution of instruction G active at the timing (after execution of the instruction) of input of the instruction execution control signal F.
  • the interrupt signal for after-execution of instruction G is input to an input Y in the selector 8 via the OR circuit 7.
  • the selector 8 is set so as to output the interrupt signal L after execution of the instruction, so the interrupt signal L is output by the interrupt signal for after-execution of instruction G.
  • the information processing device of the embodiment 3 enables to set an output timing of interrupt signal for debugging using a selector before or after execution of an instruction when a breakpoint is set in the first byte of an instruction code, in addition to the functions of the first embodiment.
  • break signal detection circuit 50 is provided within the information processing device, although it is provided within the information processing device in the embodiments 1, 2 and 3.

Abstract

The present invention is an information processing device enabling to surely carry out interrupt processing by outputting an interrupt signal even if a breakpoint is set in or after the second byte of an instruction code. The information processing device of the present invention is configured such that when having received the break signal that is output at the time of detection of a breakpoint set in or after the second byte of the instruction code, the information processing device stores the event of input of the break signal, outputs the interrupt signal at the timing of completion of execution of the instruction code and generates an interrupt.

Description

BACKGROUND OF THE INVENTION
The present invention relates to an information processing device, especially an information processing device enabling to freely set a breakpoint.
Conventionally, there has been a method using a pipeline structure as one of means for improving performance of the information processing device.
The inside of this information processing device with the pipeline structure is divided into some functionally independent units that operate in parallel.
An explanation of the information processing device having such a pipeline structure is done in the lines that follow.
FIG. 5 is a block diagram of an information processing device 40 having the pipeline structure.
A bus control unit 41 in this figure is a unit exchanging data with external memories and peripheral devices of the information processing device 40.
A prefetch unit 42 is a unit for controlling to fetch instruction codes and for storing the fetched instructions into a buffer in the prefetch unit 42.
An instruction decoding unit 43 reads out the instructions stored in the buffer of the prefetch unit 42 in order and decodes them into a data format for an execution unit 44.
The execution unit 44 is a unit for executing the instructions in accordance with the decoded instructions.
For debugging a program with an in-circuit emulator, one of these information processing device, there is a method using breakpoints.
Next, the breakpoints are explained.
A user who intends to debug a user program sets in advance some addresses (breakpoints) that suspend program in the user program during execution of a monitor program of the in-circuit emulator.
Consecutively, during executing the user program, the breakpoint detection circuit detects an address that suspends execution of the user program and generates an interrupt before or after execution of an instruction that is set with the breakpoint.
Then, the control of the instruction is moved to the monitor program. The user can operate the monitor program to display the contents of a register or a memory to debug the user program.
As an art that realizes such a break in an information processing device having a pipeline structure, there is an art described in the Japanese Patent Laid-Open No.175539 (1993).
FIG. 6 is a block diagram showing a flow of a break operation of the above-mentioned art.
When the bus control unit 41 fetches an instruction from a data bus 46 and the address of the instruction to be executed and that of a breakpoint coincide, the breakpoint detection circuit 50 makes an external break signal A active. Information of the external break signal A is taken into the prefetch unit 42 with the fetched instruction B.
Then, the information of the external break signal A is brought to the execution unit 44 with the fetched information.
Next, movement of the information to the execution unit 44 from the instruction decoding unit 43 is explained using FIG. 7 showing a typical example.
A buffer 61 having information of a decoded instruction C and the external break signal A exists in the instruction decoding unit 43. The information is sent into both an instruction execution processing section 51 and an interrupt control section 52 in the execution unit 44.
Also, the instruction decoding unit 43 makes an instruction input signal D active when sending out the information of the decoded instruction C and the external break signal A to the execution unit 44. In addition, the instruction input signal D is also sent into the interrupt control section 52.
Consecutively, an internal operation of the execution unit 44 is explained in the following three cases.
(1) The case that a breakpoint is set in the first byte of an instruction code and a selector outputs an interrupt signal for debugging before execution of the instruction code.
When the first byte of the decoded instruction C in which the breakpoint is set has been input into the instruction execution processing section 51, the external break signal A that has been made active by the breakpoint detection circuit 50 is input into a delay-flip-flop 53 (delay-flip-flop is shortened as D-F/F in figures) in the interrupt control section 52.
Moreover, the instruction input signal D that informs the moment just before execution of the instruction code is output to the delay-flip-flop 53 by the instruction decoding unit 43.
Then, the interrupt signal for before-execution of instruction E that is an output signal of the delay-flip-flop 53 becomes active.
Next, When an instruction execution completion signal F that is output at the time of completion of an instruction execution taken by the instruction execution processing section 51 has been output, an interrupt signal for after-execution of instruction G that is an output of the delay-flip-flop 54 becomes active.
And, the outputs of the delay-flip- flops 53 and 54 are input into the selector 55 as an input X and an input Y, respectively.
Here, the selector 55 generates an interrupt signal I for debugging at the time of input of said interrupt signal for before-execution of instruction E, that is, the time before execution of the instruction, because the before-execution of an instruction (the input X of the selector 55) is selected as an output for interrupt for debugging by a selection signal H from the register 56.
The interrupt processing section 57 receives the interrupt signal for debugging I at a sampling timing, suspends the following instructions and moves execution onto the other address. An operation timing at this time is shown in FIG. 8.
(2) The case that a breakpoint is set in the first byte of an instruction code and a selector outputs an interrupt signal for debugging after execution of the instruction code.
The operation to the point that the outputs of the delay-flip- flops 53 and 54 are input into the selector 55 is the same as the case of the above-mentioned (1), so explanation is omitted.
The selector 55 generates the interrupt signal for debugging I at the time of input of said interrupt signal for after-execution of instruction G, that is, the time after execution of the instruction, because the after-execution of instruction (the input Y of the selector 55) is selected as an output for interrupt for debugging by the selection signal H from the register 56.
Then, similarly to the case (1), the interrupt processing section 57 receives an interrupt. The operation timing at this time is shown in FIG. 9.
(3) The case that a breakpoint is set in or after the second byte of an instruction code.
When the byte of the decoded instruction C in which the breakpoint is set has been input into the execution processing section 51, the external break signal A that has been made active by the breakpoint detection circuit 50 is input into the delay-flip-flop 53 in the interrupt control section 52.
At this time, the instruction input signal D is not output in or after the second byte of the decoded instruction C, because the instruction input signal D has been output in synchronized with the first byte of the decoded instruction C.
Therefore, when a breakpoint is set in or after the second byte of the decoded instruction C, the instruction input signal D is not output in synchronized with the external break signal A.
As a result, the interrupt signal for before-execution of instruction E is not output because the delay-flip-flop 53 neglects the external break signal A.
In addition, also the delay-flip-flop 54 uses the interrupt signal E for before-execution of instruction as an input, so it cannot output the interrupt signal for after-execution of instruction G.
Therefore, also the interrupt signal for debugging I is not output.
The operation timing at this time is shown in FIG. 10. (The case that a breakpoint is set in the second byte of the instruction code is shown).
Like this, in the case that a breakpoint is set in or after the second byte of an instruction code, an interrupt signal for debugging is not output and interrupt processing is neglected because the instruction input signal D is not output at the time of occurrence of the external break signal A.
For this reason, the prior art has a limitation that user must set a breakpoint at the user first byte of an instruction.
SUMMARY OF THE INVENTION
It is an object of the present invention that provides an information processing device enabling surely carrying out interrupt processing by outputting an interrupt signal even if a breakpoint is set in or after the second byte of an instruction code.
Moreover, the object of the present invention is to provide an information processing device enabling to increase efficiency of program development.
The object of the present invention is achieved by an information processing device for generating an interrupt using an interrupt signal when having received request for interrupt by a break signal corresponding to a fetched instruction code, comprising: a means for outputting an execution completion signal that informs completion of execution of the instruction code; and a means for outputting an interrupt signal that outputs the interrupt signal using the break signal and the execution completion signal, when having received the break signal that is output at the time of detection of a breakpoint set in or after the second byte of the instruction code.
In addition, in the information processing device of the present invention, when having received said break signal that is output at the time of detection of a breakpoint set in or after the second byte of said instruction code, said information processing device stores the event of input of said break signal, outputs said interrupt signal at the timing of completion of execution of said instruction code and generates said interrupt.
As a result, a desired interrupt processing is surely carried out, so it becomes possible to set a breakpoint in or after the second byte of an instruction code.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 is a block diagram of the first embodiment of the present invention.
FIG. 2 is a timing chart of the first embodiment of the case that a breakpoint is set in the second byte of an instruction code.
FIG. 3 is a block diagram of the second embodiment of the present invention.
FIG. 4 is a block diagram of the third embodiment of the present invention.
FIG. 5 is a block diagram of an information processing device having a prior pipeline structure.
FIG. 6 is a block diagram showing details of an execution unit 44 in FIG. 5.
FIG. 7 is a figure showing data exchange between an instruction decoding unit 43 and the execution unit 44.
FIG. 8 is a timing chart in the case that a breakpoint is set in the first byte of an instruction code and a selector is set so as to output an interrupt for debugging before execution of the instruction.
FIG. 9 is a timing chart in the case that a breakpoint is set in the first byte of an instruction code and a selector is set so as to output an interrupt for debugging after execution of the instruction.
FIG. 10 is a timing chart in the case that a breakpoint is set in or after the second byte of an instruction code and a selector is set so as to output an interrupt for debugging before execution of the instruction.
DETAILED DESCRIPTION OF THE INVENTION
Next, referring to figures the embodiments of the present invention are explained.
EMBODIMENT-1
FIG. 1 is a block diagram of the first embodiment of the present invention. Where, a component in FIG. 1 having the same function as that in FIG. 6 is referred with the same number in FIG. 6, and the execution thereof is omitted.
1 is an information processing device of the present invention.
2 is an interrupt control section.
3 is the first delay-flip-flop. It latches the external break signal A as a data at input timing of the instruction signal D and makes an interrupt signal for before-execution of instruction E active.
4 is a set-reset-flip-flop (set-reset-flip-flop is shortened as RS-F/F in the figures). It inputs an external break signal A and stores the event of input of the external break signal A. Also it is outputting a memory signal J during storing the event. Here, the set-reset-flip-flop 4 is reset when a reset signal K output from an interrupt processing section 6 described later is input thereto
5 is the second delay-flip-flop. It latches the memory signal J output from the set-reset-flip-flop 4 as a data at input timing of the instruction execution processing signal F and makes an interrupt signal for after-execution of instruction G active.
The interrupt control section 2 comprises the delay-flip-flop 3, the set-reset-flip-flop 4 and the delay-flip-flop 5.
6 is an interrupt processing section. It inputs the interrupt signal for before-execution of instruction E and the interrupt signal for after-execution of instruction G and carries out interrupt processing. In addition, when having received the interrupt signal for before-execution of instruction E and the interrupt signal for after-execution of instruction G, this interrupt processing section outputs the reset signal K to the set-reset-flip-flop 4.
Next, the operation of the information processing device of the present invention is explained in the respective cases of (1) and (2).
(1) The case that a breakpoint is set in the first byte of an instruction code.
When the external break signal A is output from the instruction decoding unit 43, the delay flip-flop 3 latches the external break signal A as a data. Also, the set-reset-flip-flop 4 stores the event of input of the external break signal A and outputs the memory signal J.
At the time, the instruction input signal D is output from the instruction decoding unit 43, the delay flip-flop 3 makes the interrupt signal for before-execution of instruction E active at the timing (before execution of instruction) of input of the instruction input signal D.
Then, the interrupt signal for before-execution of instruction E is input into the interrupt processing section 6 and interrupt processing is carried out before execution of the instruction. The operation timing at this time is the same as that of FIG. 8.
It is to be noted that when the reset signal K output from the interrupt processing 6 is input into the set-reset-flip-flop 4, the set-reset-flip-flop 4 is reset and output of the memory signal J is stopped.
(2) The case that a breakpoint is set in or after the second byte.
When the external break signal A is output from the instruction decoding unit 43, the delay flip-flop 3 latches the external break signal A as a data. Also, the set-reset-flip-flop 4 stores the event of input of the external break signal A and outputs the memory signal J.
Where, the instruction input signal D has been output before the external break signal A is output, so the delay flip-flop 3 does not output the interrupt signal for before-execution of instruction E.
But, the memory signal J has been output from the set-reset-flip-flop 4, so the delay flip-flop 5 makes the interrupt signal for after-execution of instruction G active at the timing (after execution of the instruction) of input of the instruction execution processing signal F.
Then, the interrupt signal for after-execution of instruction G is input into the interrupt processing section 6 and interrupt processing is carried out after execution of the instruction. The operation timing at this time is shown in FIG. 2.
EMBODIMENT-2
Next, the second embodiment of the present invention is explained.
FIG. 3 is a block diagram of the second embodiment of the present invention.
The second embodiment features that an OR circuit 7, which inputs the interrupt signal for before-execution of instruction E output from the first delay flip-flop 3 and the interrupt signal for after-execution of instruction G output from the second delay flip-flop 5 is provided.
This OR circuit 7 enables a single signal line to be connected to the interrupt processing section 6, so it is enough to prepare only one unit of register and so on for the interrupt processing section 6.
Therefore, the structure of the interrupt processing section 6 becomes simple.
EMBODIMENT-3
Next, the third embodiment of the present invention is explained.
FIG. 4 is a block diagram of the third embodiment.
The third embodiment comprises a selector 8 that enables to switch over an output of interrupt signal between before- or after-execution of instruction when a breakpoint is set in the first byte of an instruction code and a register 9 for outputting a switching instruction for the selector 8, in addition to the first embodiment.
Next, an operation of the third embodiment is explained.
(1) The case that a breakpoint is set in the first byte of an instruction code and a selector 8 outputs an interrupt signal before execution of the instruction.
When the external break signal A is output from the instruction decoding unit 43, the delay flip-flop 3 latches the external break signal A as a data. Also, the set-reset-flip-flop 4 stores the event of input of the external break signal A and outputs the memory signal J.
At the time, the instruction input signal D is output from the instruction decoding unit 43, the delay flip-flop 3 makes the interrupt signal for before-execution of instruction E active at the timing (before execution of the instruction) of input of the instruction input signal D.
Then, the interrupt signal for before-execution of instruction E is input to the input X of the selector 8 via the OR circuit 7.
Where, the selector 8 selects an interrupt signal of before-execution of instruction (the input X of the selector 8) according to a selection signal H output from the register 9, so an interrupt signal L is output at the time of input of said interrupt signal for before-execution of instruction E, that is, before execution of the instruction.
(2) The case that a breakpoint is set in the first byte of an instruction code and the selector 8 outputs an interrupt signal after execution of the instruction.
When the external break signal A is output from the instruction decoding unit 43, the delay flip-flop 3 latches the external break signal A as a data. Also, the set-reset-flip-flop 4 stores the event of input of the external break signal A and outputs the memory signal J.
At the same time, the instruction input signal D is output from the instruction decoding unit 43, the delay flip-flop 3 makes the interrupt signal for before-execution of instruction E active at the timing (before execution of the instruction) of input of the instruction input signal D.
Then, the interrupt signal for before-execution of instruction E is input into an input X of the selector 8 via the OR circuit 7.
But, the selector 8 is set so as to output the interrupt signal L after execution of the instruction, so the interrupt signal L can not be output by the interrupt signal for before-execution of instruction E.
On the other hand, the memory signal J has been output from the set-reset-flip-flop 4, so the delay flip-flop 5 makes the interrupt signal for after-execution of instruction G active at the timing (after execution of the instruction) of input of the instruction execution control signal F.
Then, the interrupt signal for after-execution of instruction G is input to an input Y in the selector 8 via the OR circuit 7. Where, the selector 8 is set so as to output the interrupt signal L after execution of the instruction, so the the interrupt signal L is output by the interrupt signal for after-execution of instruction G.
As a result, interrupt processing is carried out after execution of the instruction. The operation timing at this time is the same as that of FIG. 9.
As described above, the information processing device of the embodiment 3 enables to set an output timing of interrupt signal for debugging using a selector before or after execution of an instruction when a breakpoint is set in the first byte of an instruction code, in addition to the functions of the first embodiment.
It is to be noted that it is needless to say that operations and effects of the present invention is not affected if the break signal detection circuit 50 is provided within the information processing device, although it is provided within the information processing device in the embodiments 1, 2 and 3.

Claims (19)

What is claimed is:
1. An information processing device for permitting generation of an interrupt signal requested by a break signal initiated by a breakpoint set in an instruction code, comprising:
means for outputting an execution completion signal indicating completion of execution of said instruction code; and
means for generating an interrupt signal using said break signal and said execution completion signal when said breakpoint is set in or after a second byte of said instruction code.
2. The information processing device of claim 1, wherein said means for generating an interrupt signal comprises:
memory means for storing said break signal; and
means for latching said break signal from said memory means and for outputting said interrupt signal at the occurrence of said execution completion signal.
3. The information processing device of claim 1, comprising:
means for outputting an execution start signal indicating a start of execution of said instruction code,
wherein said means for generating an interrupt signal outputs said interrupt signal using said break signal and said execution start signal when having received said break signal that is output at the time of detection of a breakpoint set in a first byte of said instruction code.
4. The information processing device of claim 3, wherein said means for outputting an interrupt signal comprises:
a first flip-flop for receiving said break signal as a data and for outputting said interrupt signal after receiving said execution start signal;
a second flip-flop for receiving and storing said break signal as a data; and
a third flip-flop for receiving an output signal from said second flip-flop and outputting said interrupt signal after receiving said execution completion signal.
5. The information processing device of claim 4, further comprising an OR-circuit for generating a new interrupt signal after receiving either an interrupt signal output from said first flip-flop or an interrupt signal output from said third flip-flop.
6. The information processing device of claim 4, comprising:
a selection circuit for selecting output timing of said interrupt signal from either a time before or after execution of said instruction code; and
a register for outputting a switching instruction to said selection circuit,
wherein said selection circuit outputs one of an interrupt signal output from said first flip-flop when the output timing of said interrupt signal is set in before-execution of said instruction code, and outputs an interrupt signal output from said third flip-flop when the output timing of said interrupt signal is set in after-execution of said instruction code.
7. The information processing device of claim 4, further comprising an interrupt processing section for executing an interrupt processing and for outputting a reset signal for resetting said second flip-flop, after receiving said interrupt signal.
8. The information processing device of claim 1, wherein said break signal is output from a breakpoint detection circuit provided outside of said information processing device, and
said breakpoint detection circuit outputs said break signal after detecting an address where a breakpoint for stopping execution of said instruction code is set.
9. The information processing device of claim 1, wherein said break signal is output from a breakpoint detection circuit provided within said information processing device and said breakpoint detection circuit outputs said break signal after detecting said address where a breakpoint for stopping execution of said instruction code is set.
10. An information processing device for generating an interrupt signal when having received a request for an interrupt by a break signal corresponding to a fetched instruction code, comprising:
means for outputting an execution start signal indicating a start of execution of said instruction code;
means for outputting an execution completion signal indicating a completion of execution of said instruction code;
a first flip-flop for receiving said break signal as a data and for outputting said interrupt signal after receiving said execution start signal;
a second flip-flop for receiving and storing said break signal as dam; and
a third flip-flop for receiving said data stored in said second flip-flop and for outputting said interrupt signal after receiving said execution completion signal.
11. The information processing device of claim 10, further comprising an OR-circuit for generating a new interrupt signal after receiving either an interrupt signal output from said first flip-flop or an interrupt signal output from said third flip-flop.
12. The information processing device of claim 10, further comprising:
a selection circuit for selecting output timing of said interrupt signal from either before or after execution of said instruction code; and
a register for outputting a switching instruction to said selection circuit,
wherein said selection circuit outputs an interrupt signal from one of said first flip-flop when the output timing of said interrupt signal is set in before-execution of said instruction code, and said third flip-flop when the output timing of said interrupt signal is set in after-execution of said instruction code.
13. A method for permitting the generation of an interrupt signal in an information processing device, comprising the steps of:
storing a break signal indicating an interrupt request in a memory, said break Signal being initiated by breakpoint set in an instruction code;
outputting an execution completion signal when execution of said instruction code is complete; and
generating said interrupt signal with said break signal stored in said memory and said execution completion signal when said break signal is initiated by a breakpoint set in or after a second byte of said instruction code.
14. The method of claim 13, further comprising the steps of:
outputting an execution start signal for indicating a start of execution of said instruction code; and
generating said interrupt signal with said break signal and said execution start signal when said breakpoint is set in a first byte of said instruction code.
15. An interrupt processing device for controlling the timing of an interrupt signal initiated by a debugging breakpoint placed in an instruction code, comprising:
means for generating an instruction code execution start signal;
means for generating an instruction code execution completion signal;
a first latch for receiving a break signal generated from said breakpoint, said first latch outputting a before-execution interrupt signal upon generation of said instruction code execution start signal;
a second latch for receiving said break signal generated from said breakpoint and holding a stored break signal upon generation of said instruction code execution completion signal;
a third latch for receiving said stored break signal and for outputting an after-execution interrupt signal; and
interrupt selection means connected to outputs of said first and third latches, said interrupt selection means selecting said before-execution interrupt signal if said breakpoint is positioned in a first byte of said instruction code, and selecting said after-execution interrupt signal if said breakpoint is positioned in or after a second byte of said instruction code.
16. An interrupt processing device for controlling the timing of an interrupt signal initiated by a debugging breakpoint placed in an instruction code as recited in claim 15, further comprising an OR gate having inputs receiving said before-execution interrupt signal and said after-execution interrupt signal and having an output connecting to said interrupt selection means.
17. An interrupt processing device for controlling the timing of an interrupt signal initiated by a debugging breakpoint placed in an instruction code as recited in claim 16, further comprising:
a selector receiving as inputs said OR gate output and said after-execution interrupt signal and having an output connected to said interrupt selection means; and
a register connected to said selector for storing data controlling the output of said selector.
18. An interrupt processing device for controlling the timing of an interrupt signal initiated by a debugging breakpoint placed in an instruction code as recited in claim 15 wherein said first latch comprises a D flip-flop, said second latch comprises an SR flip-flop, and said third latch comprises a D flip-flip.
19. An interrupt processing device for controlling the timing of an interrupt signal initiated by a debugging breakpoint placed in an instruction code as recited in claim 18 wherein said interrupt selection means outputs a reset signal for resetting said SR flip-flop.
US08/266,894 1993-07-05 1994-07-01 Interrupt processing device for controlling the timing of an interrupt signal initiated by a debugging break point in an instruction code Expired - Lifetime US5572667A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP5-165548 1993-07-05
JP5165548A JP2513417B2 (en) 1993-07-05 1993-07-05 Information processing device

Publications (1)

Publication Number Publication Date
US5572667A true US5572667A (en) 1996-11-05

Family

ID=15814475

Family Applications (1)

Application Number Title Priority Date Filing Date
US08/266,894 Expired - Lifetime US5572667A (en) 1993-07-05 1994-07-01 Interrupt processing device for controlling the timing of an interrupt signal initiated by a debugging break point in an instruction code

Country Status (3)

Country Link
US (1) US5572667A (en)
JP (1) JP2513417B2 (en)
KR (1) KR100267410B1 (en)

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5889973A (en) * 1995-03-31 1999-03-30 Motorola, Inc. Method and apparatus for selectively controlling interrupt latency in a data processing system
US5889981A (en) * 1996-05-07 1999-03-30 Lucent Technologies Inc. Apparatus and method for decoding instructions marked with breakpoint codes to select breakpoint action from plurality of breakpoint actions
US5956511A (en) * 1996-03-29 1999-09-21 Kabushiki Kaisha Toshiba Program development support apparatus, program development support method, and storage medium therefor
US6134652A (en) * 1996-12-19 2000-10-17 Sgs-Thomson Microelectronics Limited Diagnostic procedures in an integrated circuit device
US6484242B2 (en) 2000-07-14 2002-11-19 Hitachi, Ltd. Cache access control system
US6751751B1 (en) 2000-11-06 2004-06-15 Xilinx, Inc. Universal multi-bus breakpoint unit for a configurable system-on-chip
US6757846B1 (en) * 2000-11-06 2004-06-29 Xilinx, Inc. Method and apparatus for multi-bus breakpoint stepping
US6985980B1 (en) 2000-11-03 2006-01-10 Xilinx, Inc. Diagnostic scheme for programmable logic in a system on a chip
US7260200B1 (en) 2002-08-30 2007-08-21 Aol Llc, A Delaware Limited Liability Company Enabling interruption of communications and detection of potential responses to an interruption of communications
US20080052682A1 (en) * 2006-08-25 2008-02-28 Satoshi Nagamine Debug device and debug processing method
US8943390B1 (en) * 2011-11-23 2015-01-27 Sk Hynix Memory Solutions Inc. Peel decoding for concatenated codes
US9037660B2 (en) 2003-05-09 2015-05-19 Google Inc. Managing electronic messages
US9576271B2 (en) 2003-06-24 2017-02-21 Google Inc. System and method for community centric resource sharing based on a publishing subscription model

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100748308B1 (en) * 2004-09-15 2007-08-09 삼성에스디아이 주식회사 Pixel and light emitting display having the same and driving method thereof

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4635193A (en) * 1984-06-27 1987-01-06 Motorola, Inc. Data processor having selective breakpoint capability with minimal overhead
US4742452A (en) * 1982-05-12 1988-05-03 Mitsubishi Denki Kabushiki Kaisha Computer system including address driven program interrupt system
US4866665A (en) * 1986-10-27 1989-09-12 Burr-Brown Ltd. Break points system in a software monitor where entry address of break point routing equals op code of call instruction
US4998197A (en) * 1987-07-06 1991-03-05 Hitachi, Ltd. Data processor with fast break in program execution by selectively processing either external control signal or external interrupt
US5140671A (en) * 1990-01-26 1992-08-18 International Business Machines Corporation Expert system debugger
US5148379A (en) * 1988-12-02 1992-09-15 Hitachi Ltd. Method for automatically generating a simulation program for a physical phenomenon governed by a partial differential equation, with simplified input procedure and debug procedure
US5193156A (en) * 1988-02-23 1993-03-09 Mitsubishi Denki Kabushiki Kaisha Data processor with pipeline which disables exception processing for non-taken branches
US5371746A (en) * 1991-05-31 1994-12-06 Fuji Xerox Co., Ltd. Program debugging system for a distributed data processing system
US5390305A (en) * 1991-03-29 1995-02-14 Kabushiki Kaisha Toshiba Information processing apparatus capable of executing exception at high speed
US5455936A (en) * 1993-04-28 1995-10-03 Nec Corporation Debugger operable with only background monitor
US5491793A (en) * 1992-07-31 1996-02-13 Fujitsu Limited Debug support in a processor chip

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2808757B2 (en) * 1989-12-04 1998-10-08 日本電気株式会社 Microprocessor for debugging

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4742452A (en) * 1982-05-12 1988-05-03 Mitsubishi Denki Kabushiki Kaisha Computer system including address driven program interrupt system
US4635193A (en) * 1984-06-27 1987-01-06 Motorola, Inc. Data processor having selective breakpoint capability with minimal overhead
US4866665A (en) * 1986-10-27 1989-09-12 Burr-Brown Ltd. Break points system in a software monitor where entry address of break point routing equals op code of call instruction
US4998197A (en) * 1987-07-06 1991-03-05 Hitachi, Ltd. Data processor with fast break in program execution by selectively processing either external control signal or external interrupt
US5493659A (en) * 1987-07-06 1996-02-20 Hitachi, Ltd. Data processor providing fast break in program execution
US5193156A (en) * 1988-02-23 1993-03-09 Mitsubishi Denki Kabushiki Kaisha Data processor with pipeline which disables exception processing for non-taken branches
US5148379A (en) * 1988-12-02 1992-09-15 Hitachi Ltd. Method for automatically generating a simulation program for a physical phenomenon governed by a partial differential equation, with simplified input procedure and debug procedure
US5140671A (en) * 1990-01-26 1992-08-18 International Business Machines Corporation Expert system debugger
US5390305A (en) * 1991-03-29 1995-02-14 Kabushiki Kaisha Toshiba Information processing apparatus capable of executing exception at high speed
US5371746A (en) * 1991-05-31 1994-12-06 Fuji Xerox Co., Ltd. Program debugging system for a distributed data processing system
US5491793A (en) * 1992-07-31 1996-02-13 Fujitsu Limited Debug support in a processor chip
US5455936A (en) * 1993-04-28 1995-10-03 Nec Corporation Debugger operable with only background monitor

Cited By (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5889973A (en) * 1995-03-31 1999-03-30 Motorola, Inc. Method and apparatus for selectively controlling interrupt latency in a data processing system
US5956511A (en) * 1996-03-29 1999-09-21 Kabushiki Kaisha Toshiba Program development support apparatus, program development support method, and storage medium therefor
US5889981A (en) * 1996-05-07 1999-03-30 Lucent Technologies Inc. Apparatus and method for decoding instructions marked with breakpoint codes to select breakpoint action from plurality of breakpoint actions
US6134652A (en) * 1996-12-19 2000-10-17 Sgs-Thomson Microelectronics Limited Diagnostic procedures in an integrated circuit device
US6484242B2 (en) 2000-07-14 2002-11-19 Hitachi, Ltd. Cache access control system
US6985980B1 (en) 2000-11-03 2006-01-10 Xilinx, Inc. Diagnostic scheme for programmable logic in a system on a chip
US6757846B1 (en) * 2000-11-06 2004-06-29 Xilinx, Inc. Method and apparatus for multi-bus breakpoint stepping
US6751751B1 (en) 2000-11-06 2004-06-15 Xilinx, Inc. Universal multi-bus breakpoint unit for a configurable system-on-chip
US7260200B1 (en) 2002-08-30 2007-08-21 Aol Llc, A Delaware Limited Liability Company Enabling interruption of communications and detection of potential responses to an interruption of communications
US9037660B2 (en) 2003-05-09 2015-05-19 Google Inc. Managing electronic messages
US9576271B2 (en) 2003-06-24 2017-02-21 Google Inc. System and method for community centric resource sharing based on a publishing subscription model
US20080052682A1 (en) * 2006-08-25 2008-02-28 Satoshi Nagamine Debug device and debug processing method
US8943390B1 (en) * 2011-11-23 2015-01-27 Sk Hynix Memory Solutions Inc. Peel decoding for concatenated codes

Also Published As

Publication number Publication date
KR950003979A (en) 1995-02-17
JPH0728670A (en) 1995-01-31
KR100267410B1 (en) 2000-10-16
JP2513417B2 (en) 1996-07-03

Similar Documents

Publication Publication Date Title
JP2824828B2 (en) Method and apparatus for compressing program address data and apparatus for accelerating debugging process of program
CN1307536C (en) Method and apparatus for interfacing a processor to a coprocessor
US4879646A (en) Data processing system with a pipelined structure for editing trace memory contents and tracing operations during system debugging
US5572667A (en) Interrupt processing device for controlling the timing of an interrupt signal initiated by a debugging break point in an instruction code
JP3290280B2 (en) Information processing device
JP4190114B2 (en) Microcomputer
US5689694A (en) Data processing apparatus providing bus attribute information for system debugging
US4747045A (en) Information processing apparatus having an instruction prefetch circuit
JPH03204737A (en) Debug circuit of signal processing processor
JPS6120145A (en) Operation analyzer of microprocessor
JPH05204709A (en) Processor
JP3260083B2 (en) Debug system and debugging method
JPH08221293A (en) Emulator device
US5964863A (en) Method and apparatus for providing pipe fullness information external to a data processing system
JP2808757B2 (en) Microprocessor for debugging
US5500830A (en) Memory access device
JP3037295B1 (en) Event detection circuit
CN114580329A (en) Real-time debugging method for digital signal processor chip
JPH0261731A (en) Microprocessor
JPH01137339A (en) Microprocessor
JPH01169639A (en) Memory
JPH0659934A (en) Program evaluating microcomputer
JPH0259829A (en) Microcomputer
JPH1011290A (en) Microprocessor
JPH1097441A (en) Data processor

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:IDETA, MASAKO;REEL/FRAME:007158/0748

Effective date: 19940722

STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: NEC ELECTRONICS CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:013798/0626

Effective date: 20021101

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: RENESAS ELECTRONICS CORPORATION, JAPAN

Free format text: CHANGE OF NAME;ASSIGNOR:NEC ELECTRONICS CORPORATION;REEL/FRAME:025149/0840

Effective date: 20100401