|Número de publicación||US5585295 A|
|Tipo de publicación||Concesión|
|Número de solicitud||US 08/624,946|
|Fecha de publicación||17 Dic 1996|
|Fecha de presentación||29 Mar 1996|
|Fecha de prioridad||29 Mar 1996|
|Número de publicación||08624946, 624946, US 5585295 A, US 5585295A, US-A-5585295, US5585295 A, US5585295A|
|Cesionario original||Vanguard International Semiconductor Corporation|
|Exportar cita||BiBTeX, EndNote, RefMan|
|Citas de patentes (4), Citada por (51), Clasificaciones (27), Eventos legales (4)|
|Enlaces externos: USPTO, Cesión de USPTO, Espacenet|
The present invention relates to a method for forming lightly-doped drain (LDD) metal oxide semiconductor (MOS) transistors, and more particularly to a method For Forming inverse-T gate lightly-doped drain (ITLDD) MOS transistors.
As the size of devices in semiconductor chips is reduced without a corresponding reduction in voltage, channel hot carrier effect becomes one of the most significant limitations For deep sub-micron metal oxide semiconductor (MOS) transistors. This effect is caused by a high electric field near the drain junction resulting From the short channel length and the high supply voltage. This effect is more serious For an n-channel MOS transistor than For a p-channel MOS transistor because the impact ionization rate of an electron is higher than that of a hole, i.e., more electron-hole pairs are generated by an electron than by a hole. Further, electrons gain sufficient energy and become "hot" under the high electric field. Those hot electrons can inject into the gate oxide, resulting in a gate current. They can also cause impact ionization near the drain and generate a current into the substrate.
To mitigate the channel hot carrier effect, the lightly-doped drain (LDD) structure has been proposed. In the LDD structure, a lightly-doped buffer zone between an n+ heavily-doped drain and the gate is used to dilute the high electric field near the drain junction. The LDD structure is typically formed by implanting a low energy (40 KeV) phosphorous dopant at a dose of 5˜30×1012 ions/cm2 to form an n- region after the polysilicon gate is Formed. Then, an oxide is chemical vapor deposited and thereafter etched to form spacers on the sidewalls of the gate. The spacers then serve as a mask for a heavy arsenic implant to form n+ regions.
Unfortunately, the location of the peak electric field in a LDD structure may shift so that negative charges are generated in the oxide above the n- region, resulting in increased series resistance in n- region. Thus, a small drain-to-gate overlap should be provided to ensure the location of the peak electric field stays underneath the gate electrode.
Another technique to overcome the series resistance problem, known as self-aligned silicide (salicide) technology, has been proposed. This process combines the best features of a polysilicon gate with self-alignment. In salicide technology, a gate sidewall oxide is formed which protects the gate sidewall form shorting to the source/drain regions after silicidation. The gate sidewall oxide is formed either by depositing and anisotropically etching a chemical vapor deposited oxide layer or by selective oxidation of sidewalls of the gate on which there is a silicon nitride layer. See p. 222, of C. M. Osburn et al., "High Conductivity Diffusions and Gate Regions Using Self-Aligned Silicide Technology," Electrochemical Society Proceedings, First International Symposium VLSI Science and Technology, Vol. 82-7, 1982.
During the silicidation process, some by-product impurities such as the F atom in forming tungsten silicide, will diffuse into the gate oxide, resulting in a thicker gate oxide. The thicker the gate oxide, the slower the device and the higher threshold voltage. See pp. 623-625, of S. L. Hsu et al., "Direct evidence of gate oxide thickness increase in tungsten polycide processes," IEEE Electron Device Letter, Vol. EDL-12, 1991. Moreover, the resistance between poly gate and silicide is large owing to the rough surface of the polysilicon. See pp. 176-179, of H. Yen, "Thermal treatment and under layer effects on silane and dichlorosilane based tungsten silicide for deep submicron interconnection processes," VLSI Technology, system, and, Applications, 1995. An improved poly gate using stacked-amorphous-silicon has been proposed. The stacked-amorphous-silicon is used in this technology to provide a smoother gate surface to reduce the resistance mentioned above, and provide a structure that is harder for the F atom to penetrate into gate oxide. See pp. 1797-1803, of S. L. Wu et al., "Characteristics of polysilicon contacted shallow junction diode formed with a stacked-amorphous-silicon film," IEEE Electron Devices, vol. ED-40, 1993.
A method for forming an inverse-T gate lightly-doped drain (ITLDD) device is disclosed. The method comprises forming a gate oxide layer on a substrate, forming stacked-amorphous-silicon layers on the gate oxide layer, said stacked-amorphous-silicon layers comprising at least two layers, patterning a first dielectric layer on top of the stacked-amorphous-silicon layers by a photoresist mask, forming lightly-doped source/drain regions using said photoresist mask, removing portions of the stacked-amorphous-silicon layers until the bottom layer of said stacked-amorphous-silicon layers is exposed using said photoresist mask, forming a second dielectric spacer on the sidewalls of the stacked-amorphous-silicon layers, forming heavily-doped source/drain regions, said first dielectric layer and said second dielectric spacer serve as an implant mask, removing the bottom layer of said stacked-amorphous-silicon layers, and the gate oxide layer using said implant mask, removing the first dielectric layer and the second dielectric spacer, forming a third dielectric spacer on the sidewalls of the stacked-amorphous-silicon layers and the gate oxide layer, and forming a silicide on top of the stacked-amorphous-silicon layers and on portions of the heavily-doped source/drain regions.
FIG. 1 to 9 are cross-sectional views of a structure formed at various stages in the fabrication of a ITLDD transistor in accordance with the invention;
FIG. 1 shows the structure after a gate oxide, stacked-amorphous-silicon layers and a silicon nitride layer are formed on a substrate;
FIG. 2 shows the structure after the silicon nitride layer is patterned to define a gate region;
FIG. 3 shows the implantation of a light dose of ions to form n- lightly-doped source/drain regions;
FIG. 4 shows the structure after two upper layers of the stacked-amorphous-silicon are etched using a native oxide thin film as an etching stop;
FIG. 5 shows the structure after silicon nitride spacers are formed;
FIG. 6 shows the implantation of a heavy dose of ions to form n+ heavily-doped source/drain regions;
FIG. 7 shows the structure resulting from the etching of the spacers, the bottom layer of the stacked-amorphous-silicon, and the gate oxide:
FIG. 8 shows the structure after another pair of silicon nitride spacers are formed; and
FIG. 9 shows the ITLDD structure with salicide formed over the gate and the source/drain regions.
FIG. 1 shows a schematic cross-section of a silicon substrate 10 with isolation regions 12. These isolation regions 12 are commonly formed using thick oxides having a thickness of about 3000˜10000 angstroms and are typically called field oxides. On top of the substrate 10 is a thin layer of silicon dioxide 14, which will be used later on as gate oxide to isolate the gate conductor and the semiconductor substrate 10. This thin oxide layer 14 is grown by using a conventional thermal oxidation process and has a thickness of about 100˜300 angstroms. Next, stacked-amorphous-silicon layers 16, 18 and 20 are deposited by the chemical vapor deposition (CVD) method at low pressure (0.2˜1.0 torr) by the decomposition of silane (SiH4) at 500°˜575 ° C. As the stacked-amorphous-silicon layers 16, 18 and 20 are formed sequentially, on top of every amorphous polysilicon layer is a thin native oxide film, a by-product resulting from the chemical vapor deposition process used. The thickness range of the stacked-amorphous-silicon layers 16, 18 and 20 total is about 3000˜7000 angstroms. On top of the amorphous polysilicon layer 20 is a layer of silicon nitride 22, which is deposited using conventional low pressure chemical vapor deposition (LPCVD) or plasma-enhanced chemical vapor deposition (PECVD). After that, a photoresist masking layer 24 having a gate pattern is formed over the silicon nitride layer 22. This pattern is defined using standard photoresist coating, exposure and development processes.
FIG. 2 shows the resulting structure after etching the silicon nitride layer 22 by using the photoresist pattern 24 as a mask. This etch process is typically done at 180 ° C. with a boiling phosphoric acid solution. This patterned silicon nitride layer 22 defines the gate region and serves as an implant mask layer during a subsequent heavy implant step.
Referring to FIG. 3, n- lightly-doped regions 26 are formed under the gate oxide 14 by using a conventional ion implant 25 method. Preferably, a phosphorus dopant having a dose of 1×103 ions/cm2 and implant energy of 60 kilo electron volts (KeV) is used.
As illustrated in FIG. 4, two upper amorphous polysilicon layers 20 and 18 are etched using the photoresist layer 24 as a mask. The native thin oxide film mentioned above between layer 18 and layer 16 is used here as an etching stop layer. Typically, a plasma etch process with etching of SF6 /O2 is used. An etch rate of about 400˜680 nm/min with a 20:1 selectivity over silicon dioxide can be achieved.
Thereafter, photoresist mask 24 is removed, and another silicon nitride layer 28 is chemically vapor deposited over the amorphous polysilicon layer 16. Next, an anisotropic etch, preferably a reactive ion etch process is used to etch back the silicon nitride layer 26 so as to form spacers 28 on the sidewalls of the silicon nitride layer 22 and two amorphous polysilicon layers 20, 18 as shown in FIG. 5. The length at the bottom of the spacers 28 is in the range of 0.25˜0.30 micrometer.
Next, as shown in FIG. 6, an ion implant 29 is performed to form n+ heavily-doped source/drain regions 30, which can be made, for example, using an arsenic dopant with dose of 6×1015 ions/cm2 and implant energy of 60 KeV. Afterward, the resultant structure is subject to an anneal (or drive-in) step, which will make a redistribution of the dopant deeper into the substrate 10. The anneal is also required to activate the dopant, which initially does not rest on crystal lattice site and hence is not electrically active. Further, the anneal is used to remove crystal damage, which results form the collision of the implanted ions with host atoms within the substrate 10. The anneal is performed, for example, using a furnace at about 1000 ° C. The anneal can alternatively be achieved by rapid thermal processing (RTP). During RTP, the wafer is rapidly heated from a low temperature to a high temperature of about 1100 ° C. The wafer is held at this temperature for a short time and then brought back rapidly to a low temperature at rate of about 100°˜300° C./s. The processing time for a RTP is typically less than thirty minutes compared to about 120 minutes for furnace processing. Therefore, the thermal budget, which is defined as the product of temperature and time, can be largely reduced.
Referring to FIG. 7, the bottom layer 16 of the stacked-amorphous-silicon and the gate oxide layer 14 are etched using the spacers 28 and the silicon nitride layer 22 together as a mask. The etch is performed using, for example, dilute hydrofluoric (HF), which can etch both polysilicon and silicon dioxide. After the etching step, spacers 28 and silicon nitride layer 22 are then removed using, for example, a boiling phosphoric acid solution at 180° C.
Furthermore, a silicon nitride layer 32 is chemically vapor deposited over the resultant structure of FIG. 7 and is then subject to etching back anisotropically so as to form spacers 32 on the sidewalls of the amorphous polysilicon layer 20, 18 and 16, and the gate oxide layer 14 as shown in FIG. 8. The length at the bottom of the spacers 32 is in the range of 0.25˜0.30 micrometer.
FIG. 9 shows the final step of the present invention which is to form self-aligned silicide (salicide) layers 34 over the n+ heavily-doped regions 30 and the amorphous polysilicon layer 20. Being a case in point, TiSi2 (titanium disilicide) is formed by reacting Ti with the silicon at temperature of about 600°˜700° C. Afterward, the unreacted Ti is removed by a conventional wet etch process, thereby leaving silicide 34 on the gate, source and drain regions. The wet etch process mentioned above is achieved using a mixed solution of H3 PO4 and HNO3.
Accordingly, the feature of an inverse-T gate lightly-doped drain (ITLDD) structure with salicide is now accomplished. Combining LDD, inverse-T gate, stacked-amorphous-silicon and self:aligned silicide (salicide) technologies in the present invention, the channel hot carrier degradation can be improved due to the full drain-to-gate overlap. Further, the present invention is provided to ensure that the peak field location stays under the gate electrode because the n+ regions are self-aligned aligned to the inverse-T gate.
Although specific embodiment has been illustrated and described, it will be obvious to those skilled in the art that various modifications may be made without departing from the spirit which is intended to be limited solely by the appended claims.
|Patente citada||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US4963504 *||24 Nov 1989||16 Oct 1990||Xerox Corporation||Method for fabricating double implanted LDD transistor self-aligned with gate|
|US5061647 *||12 Oct 1990||29 Oct 1991||Motorola, Inc.||ITLDD transistor having variable work function and method for fabricating the same|
|US5175119 *||18 Mar 1991||29 Dic 1992||Fujitsu Limited||Method of producing insulated-gate field effect transistor|
|US5304504 *||2 Jun 1993||19 Abr 1994||Sgs-Thomson Microelectronics, Inc.||Method of forming a gate overlap LDD structure|
|Patente citante||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US5648287 *||11 Oct 1996||15 Jul 1997||Taiwan Semiconductor Manufacturing Company, Ltd.||Method of salicidation for deep quarter micron LDD MOSFET devices|
|US5677213 *||22 Feb 1996||14 Oct 1997||Hyundai Electronics Industries Co., Ltd.||Method for forming a semiconductor device having a shallow junction and a low sheet resistance|
|US5691212 *||27 Sep 1996||25 Nov 1997||Taiwan Semiconductor Manufacturing Company, Ltd.||MOS device structure and integration method|
|US5837588 *||26 Ene 1998||17 Nov 1998||Texas Instruments-Acer Incorporated||Method for forming a semiconductor device with an inverse-T gate lightly-doped drain structure|
|US5856227 *||1 May 1997||5 Ene 1999||Taiwan Semiconductor Manufacturing Company, Ltd.||Method of fabricating a narrow polycide gate structure on an ultra-thin gate insulator layer|
|US5869374 *||22 Abr 1998||9 Feb 1999||Texas Instruments-Acer Incorporated||Method to form mosfet with an inverse T-shaped air-gap gate structure|
|US5972761 *||29 Dic 1997||26 Oct 1999||Texas Instruments - Acer Incorporated||Method of making MOS transistors with a gate-side air-gap structure and an extension ultra-shallow S/D junction|
|US6083816 *||9 Oct 1998||4 Jul 2000||Oki Electric Industry Co. Ltd.||Semiconductor device and method of manufacturing the same|
|US6130135 *||18 May 1998||10 Oct 2000||Powerchip Semiconductor Corp.||Method of fabricating lightly-doped drain transistor having inverse-T gate structure|
|US6277699 *||6 Nov 1998||21 Ago 2001||United Microelectronics Corp.||Method for forming a metal-oxide-semiconductor transistor|
|US6309937||3 May 1999||30 Oct 2001||Vlsi Technology, Inc.||Method of making shallow junction semiconductor devices|
|US6376342 *||27 Sep 2000||23 Abr 2002||Vanguard International Semiconductor Corporation||Method of forming a metal silicide layer on a source/drain region of a MOSFET device|
|US6383905 *||31 Jul 1998||7 May 2002||Stmicroelectronics, Inc.||Formation of micro rough poly surface for low sheet resistance salicided sub-quarter micron poly lines|
|US6495406 *||31 Ago 2000||17 Dic 2002||Micron Technology, Inc.||Method of forming lightly doped drain MOS transistor including forming spacers on gate electrode pattern before exposing gate insulator|
|US6674139||20 Jul 2001||6 Ene 2004||International Business Machines Corporation||Inverse T-gate structure using damascene processing|
|US6838373||15 Oct 2002||4 Ene 2005||Micron Technology, Inc.||Lightly doped drain MOS transistor|
|US6839135||11 Abr 2001||4 Ene 2005||Agilent Technologies, Inc.||Optical device|
|US6909117||11 Mar 2003||21 Jun 2005||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor display device and manufacturing method thereof|
|US6992388||6 Feb 2002||31 Ene 2006||Stmicroelectronics, Inc.||Formation of micro rough polysurface for low sheet resistant salicided sub-quarter micron polylines|
|US7026202||6 Nov 2003||11 Abr 2006||International Business Machines Corporation||Inverse-T gate structure using damascene processing|
|US7226872 *||14 Dic 2004||5 Jun 2007||Micron Technology, Inc.||Lightly doped drain MOS transistor|
|US7235810||3 Dic 1999||26 Jun 2007||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method of fabricating the same|
|US7525165||12 Abr 2001||28 Abr 2009||Semiconductor Energy Laboratory Co., Ltd.||Light emitting device and manufacturing method thereof|
|US7736981||1 May 2008||15 Jun 2010||International Business Machines Corporation||Metal high dielectric constant transistor with reverse-T gate|
|US7776712||2 May 2007||17 Ago 2010||Semiconductor Energy Laboratory Co., Ltd.||Method of forming a semiconductor device|
|US7820464||20 Mar 2009||26 Oct 2010||Semiconductor Energy Laboratory Co., Ltd.||Light emitting device and manufacturing method thereof|
|US8003989 *||24 Oct 2008||23 Ago 2011||Semiconductor Energy Laboratory Co., Ltd.||Thin film semiconductor device having a terminal portion|
|US8023055||24 Oct 2008||20 Sep 2011||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method of manufacturing the semiconductor device|
|US8138052||19 Ago 2009||20 Mar 2012||International Business Machines Corporation||Metal high dielectric constant transistor with reverse-T gate|
|US8159028||19 Ago 2009||17 Abr 2012||International Business Machines Corporation||Metal high dielectric constant transistor with reverse-T gate|
|US8232604||1 May 2008||31 Jul 2012||International Business Machines Corporation||Transistor with high-k dielectric sidewall spacer|
|US8536041||26 Jul 2012||17 Sep 2013||International Business Machines Corporation||Method for fabricating transistor with high-K dielectric sidewall spacer|
|US8654270||27 Ago 2008||18 Feb 2014||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method of manufacturing the semiconductor device|
|US9041875||13 Feb 2014||26 May 2015||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method of manufacturing the semiconductor device|
|US9640630||22 May 2015||2 May 2017||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method of manufacturing the semiconductor device|
|US20020070452 *||6 Feb 2002||13 Jun 2002||Stmicroelectronics Inc.||Formation of micro rough polysurface for low sheet resistance salicided sub-quarter micron polylines|
|US20030032228 *||15 Oct 2002||13 Feb 2003||Honeycutt Jeffrey W.||Lightly doped drain MOS transistor|
|US20030155594 *||11 Mar 2003||21 Ago 2003||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor display device and manufacturing method method thereof|
|US20040097041 *||6 Nov 2003||20 May 2004||International Business Machines Corporation||Inverse-T gate structure using damascene processing|
|US20050164458 *||14 Dic 2004||28 Jul 2005||Micron Technology, Inc.||Lightly doped drain MOS transistor|
|US20090033818 *||27 Ago 2008||5 Feb 2009||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor Device and Method of Manufacturing the Semiconductor Device|
|US20090057683 *||24 Oct 2008||5 Mar 2009||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor Device and Method of Manufacturing The Semiconductor Device|
|US20090061574 *||24 Oct 2008||5 Mar 2009||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor Device and Method of Manufacturing The Semiconductor Device|
|US20090233390 *||20 Mar 2009||17 Sep 2009||Semiconductor Energy Laboratory Co., Ltd.||Light emitting device and manufacturing method thereof|
|US20090273041 *||1 May 2008||5 Nov 2009||International Business Machines Corporation||Transistor with high-k dielectric sidewall spacer|
|US20090273042 *||1 May 2008||5 Nov 2009||International Business Machines Corporation||Metal high dielectric constant transistor with reverse-t gate|
|US20090275182 *||1 May 2008||5 Nov 2009||International Business Machines Corporation||Method for fabricating a metal high dielectric constant transistor with reverse-t gate|
|US20090302400 *||19 Ago 2009||10 Dic 2009||International Business Machines Corp.||Metal high dielectric constant transistor with reverse-t gate|
|US20090307635 *||19 Ago 2009||10 Dic 2009||International Business Machines Corp.||Metal high dielectric constant transistor with reverse-t gate|
|CN1091948C *||26 Jun 1997||2 Oct 2002||Lg半导体株式会社||MOS device and making method thereof|
|WO2001017010A1 *||30 Ago 2000||8 Mar 2001||Infineon Technologies North America Corp.||Disposable spacers for mosfet gate structure|
|Clasificación de EE.UU.||438/305, 257/E21.205, 257/E29.269, 438/595, 257/E21.199, 257/E21.438, 257/E29.135, 148/DIG.1, 257/E29.15|
|Clasificación internacional||H01L21/28, H01L29/78, H01L29/423, H01L29/49, H01L21/336|
|Clasificación cooperativa||H01L29/665, H01L21/28114, H01L29/42376, H01L29/49, H01L29/7836, H01L21/28052, H01L29/6659|
|Clasificación europea||H01L29/66M6T6F3, H01L29/66M6T6F11B3, H01L21/28E2B20, H01L29/78F4, H01L21/28E2B2P3, H01L29/423D2B7B|
|29 Mar 1996||AS||Assignment|
Owner name: VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION,
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WU, SHYE-LIN;REEL/FRAME:007938/0710
Effective date: 19960320
|29 Feb 2000||FPAY||Fee payment|
Year of fee payment: 4
|10 Jun 2004||FPAY||Fee payment|
Year of fee payment: 8
|15 Abr 2008||FPAY||Fee payment|
Year of fee payment: 12