Búsqueda Imágenes Maps Play YouTube Noticias Gmail Drive Más »
Iniciar sesión
Usuarios de lectores de pantalla: deben hacer clic en este enlace para utilizar el modo de accesibilidad. Este modo tiene las mismas funciones esenciales pero funciona mejor con el lector.

Patentes

  1. Búsqueda avanzada de patentes
Número de publicaciónUS5594275 A
Tipo de publicaciónConcesión
Número de solicitudUS 08/345,385
Fecha de publicación14 Ene 1997
Fecha de presentación18 Nov 1994
Fecha de prioridad18 Nov 1993
TarifaPagadas
También publicado comoCN1041254C, CN1106164A
Número de publicación08345385, 345385, US 5594275 A, US 5594275A, US-A-5594275, US5594275 A, US5594275A
InventoresYoung S. Kwon, Seung H. Ahn
Cesionario originalSamsung Electronics Co., Ltd.
Exportar citaBiBTeX, EndNote, RefMan
Enlaces externos: USPTO, Cesión de USPTO, Espacenet
J-leaded semiconductor package having a plurality of stacked ball grid array packages
US 5594275 A
Resumen
A semiconductor device having at least one semiconductor chip loaded on a lower surface of a printed circuit board, electrode terminals of the semiconductor chip wire-bonded to terminals on the printed circuit board, and a connection portion of the semiconductor chip and wires encapsulated by means of encapsulating resin includes a semiconductor device of three-dimensional structure having the printed circuit board reversely mounted, the terminals of the printed circuit board connected to external terminals via through holes, and at least one semiconductor device stacked on an upper surface of the printed circuit board, thereby interconnecting respective semiconductor devices while interposing solder balls to be mounted to other printed circuit boards by leads being the external terminals. Thus, a ball grid array (BGA) package able to be stacked inside a small out-line J-lead (SOJ) package is used for performing interconnection to make the BGA overcome a typically two-dimensional flat mounting and attain a three-dimensional surface mounting structure while being perfectly compatible with a currently-available mounting process on the main substrate, thereby improving mounting efficiency.
Imágenes(3)
Previous page
Next page
Reclamaciones(10)
What is claimed is:
1. A semiconductor device comprising a stacked plurality of ball grid array (BGA) packages, each said BGA package comprising:
a circuit board having:
a lower surface and an upper surface,
a plurality of connection leads provided on said lower surface,
a plurality of first and second land patterns electrically connected to respective said connection leads, and
a plurality of solder ball pads provided on said upper surface and electrically connected to said first land patterns;
a semiconductor chip mounted on said lower surface of said circuit board;
a encapsulation resin portion covering at least said semiconductor chip; and
a plurality of solder balls formed on said solder ball pads,
wherein said plurality of BGA packages are stacked and interconnected by connecting said plurality of solder balls of a first said BGA package to respective said first land patterns of a second said BGA package, and
wherein one of said stacked BGA packages has external leads electrically connected to respective said first and second land patterns.
2. A semiconductor device as claimed in claim 1, wherein said circuit board is formed by thermostable bismaleimidetriazine (BT) resin and thermostable epoxy, and is plated with gold (Au) to a thickness of approximately 0.5 μm.
3. A semiconductor device as claimed in claim 1, wherein said first land patterns are disc-shaped.
4. A semiconductor device as claimed in claim 1, wherein the upper and lower surfaces of said circuit board are electrically interconnected to each other by way of said through holes.
5. A semiconductor device as claimed in claim 1, wherein said circuit board is further provided with interlayer connection terminals on said lower surface of said circuit board and are electrically connected to said through holes, wherein a conductive portion and a through hole portion except the portions connected by said solder balls are coated with solder resist.
6. A semiconductor device as claimed in claim 1, wherein one of said BGA packages is provided with external leads plated with a copper-based material.
7. A semiconductor device as claimed in claim 6, wherein said plurality of solder balls and said external leads are formed on opposite sides of said circuit board.
8. A semiconductor device as claimed in claim 6, wherein said external leads are bent in a shape of "J".
9. A semiconductor device as claimed in claim 1, wherein said semiconductor chip is electrically connected to said plurality of connection leads by corresponding wires.
10. A semiconductor device as claimed in claim 9, wherein said encapsulation resin covers said semiconductor chip and said corresponding wires.
Descripción
BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a ball grid array (hereinafter referred to as "BGA") package, and more particularly, to a semiconductor device for a memory module for high density mounting by forming through holes in the upper portion of a semiconductor substrate and forming solder balls on the lower portion of the semiconductor substrate. A method for manufacturing the semiconductor device is also provided.

2. Description of Related Art

The desire for high performance and multifunction in electronic apparatuses has been heightened along with the continuing trend towards smaller and thinner dimensions. Various semiconductor device mounting methods are in demand for efficiently mounting large capacity memory devices within a limited internal space.

As one method for achieving the above objectives, an Over Molded Pad Array Carrier (OMPAC) package of Motorola is disclosed in ASIC & EDA, pp. 9-15, March 1993, and may be taken as an example.

FIG. 1 is a vertical sectional view showing an example of the conventional semiconductor device.

Referring to FIG. 1, the semiconductor device includes a sub-substrate 11 having through holes 15 spaced by a predetermined interval, and conductive contact pads 13 formed on predetermined regions of the sub-substrate 11. Additionally, a semiconductor chip 12 is mounted on the subsubstrate 11 by means of an insulating adhesive, for example. A wire 14 electrically connects a bonding pad of the semiconductor chip 12 to the conductive contact pad 13, and the wires 14 and the semiconductor chip 12 are molded with epoxy molding compound (hereinafter referred to as "EMC") to form a package body 10. Solder bump electrodes, (i.e., solder balls 16), are provided on the lower portion of the through holes 15 in the sub-substrate 11, and a plurality of electrode pads 18 are mounded onto a main substrate 17 to correspond to the solder bump electrodes 16.

After electrical connection through the wire 14 (made from gold (Au), for example), is finished by mounting the semiconductor chip 12 onto the sub-substrate 11, a transfer molding is performed by means of EMC. The solder balls 16 are formed on a lower surface of the sub-substrate 11 having to correspond to the through holes 15, thereby obtaining the semiconductor device having solder bump electrodes 16 via a reflow soldering. This is the BGA package.

The BGA package constructed as above is mounted onto the main substrate 17, and the solder bump electrodes are electrically connected to respective electrode pads 18 on the main substrate 17 via reflow soldering, so that the assembly of the semiconductor device is completed.

The BGA package reduces the mounting area on the main substrate by approximately 30% compared with a quad flat package (QFP) which has the same pin count, but the BGA package described here is limited to mounting two-dimensional structures in which all connection terminals between the main substrate and package are positioned in the same plane.

Moreover, in the conventional BGA package, a resin encapsulation portion for protecting the semiconductor chip 12 from surrounding environment is formed on only one side at the interface of the package body 10 and subsubstrate 11. Also, the solder bump electrodes 16 formed under the sub-substrate 11 are reflow-soldered to the electrode pads 18 and have relatively weak structure. They are thus exposed to the external environment. Therefore, the internal and external environmental characteristics of the BGA package are resulting in worse than those of other packages in general use, thereby degraded performance thereof.

SUMMARY OF THE INVENTION

The present invention is devised to solve the above-described problems. Accordingly, it is an object of the present invention to provide a manufacturing method for making a semiconductor device having an external shape of a small outline J-leaded (SOJ) package, compatible with a currently-available mounting process to a main substrate, as well as to improve reliability.

It is another object of the present invention to provide a semiconductor device for improving mounting efficiency using a three-dimensional mounting structure that performs an interconnection between layers, using a BGA package able to be stacked on the inside of an SOJ package.

To achieve the above objects of the present invention, a method for manufacturing a semiconductor device is provided by forming through holes in the center of both ends of an upper surface and a lower surface of a main substrate, and plating copper (Cu), nickel (Ni), and gold (Au) sequentially, centering around the through holes to form a metal-coated layer.

Then, land patterns, connection leads and solder ball pads in a predetermined pattern configuration are provided around the metal-coated layer formed on the lower and upper surfaces of the main substrate via patterning. A semiconductor chip is mounted on the center of the main substrate using an adhesive. The chip is wire-bonded to the connection leads, and a package body is formed. Finally, solder balls of a predetermined shape are mounted onto the solder ball pads.

To achieve another object of the present invention, a semiconductor device according to the present invention includes a plurality of land patterns including through holes and connection leads formed on both ends of a lower surface of a main substrate, and a plurality of solder ball pads formed on both ends of an upper surface of the main substrate. In addition, a plurality of solder balls are formed onto the solder ball pads of the main substrate, and a semiconductor chip is mounted to the lower surface of the main substrate by interposing an adhesive and wire-bonding to the connection leads. A package body is provided by molding the semiconductor chip and wires with epoxy molding compound.

To achieve still another object of the present invention, a semiconductor device is provided which includes at least one semiconductor chip loaded on a lower surface of a printed circuit board, electrode terminals of the semiconductor chip wire-bonded to terminals on the printed circuit board, and a connection portion of the semiconductor chip and wires encapsulated by means of encapsulating resin. The semiconductor device has a three-dimensional structure, in which the printed circuit board is reversely mounted, the terminals of the printed circuit board are connected to external terminals via through holes, and at least one semiconductor device is stacked on an upper surface of the printed circuit board, so that respective semiconductor devices are interconnected by interposing solder balls to be mounted to other printed circuit boards by leads being the external terminals.

BRIEF DESCRIPTION OF THE DRAWINGS

The above objects and other advantages of the present invention will become more apparent by describing in detail preferred embodiments thereof with reference to the attached drawings, in which:

FIG. 1 is a vertical sectional view showing an example of a conventional semiconductor device;

FIG. 2 is a vertical sectional view showing one embodiment of a semiconductor device according to the present invention;

FIG. 3 is a partially cutaway plan view of FIG. 2 illustrating the land patterns, through holes, and connection leads, formed on the main substrate;

FIG. 4 is a vertical sectional view showing another embodiment of the semiconductor device according to the present invention;

FIG. 5 is a partially cutaway plan view of FIG. 4 illustrating the land patterns, the through holes, and the connection leads formed on the main substrate;

FIG. 6 is a sectional view in partial embodiment of A region of FIG. 4;

FIG. 7 is a plan view showing the upper surface of the semiconductor substrate in the semiconductor device according to the present invention;

FIG. 8 is a plan view showing the lower surface of the semiconductor substrate in the semiconductor device according to the present invention, corresponding to FIG. 7; and

FIG. 9 is a vertical sectional view showing still another embodiment of the semiconductor device according to the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Referring to FIG. 2, a preferred embodiment of a semiconductor device (SOJ package) according to the present invention will be described in detail.

In FIG. 2, a plurality of land patterns (not shown here) including through holes (not shown here) and connection leads 23 are formed on the lower surface of a main substrate 21. A plurality of solder ball pads 25 are formed on the upper surface of the main substrate 21, and a plurality of solder balls 26 are formed on the sold ball pads 25 of the main substrate 21.

A semiconductor chip 22 is mounted on the center, for example, of the lower surface of the main substrate 21 with an adhesive 29, and bonding pads (not shown) of the semiconductor chip 22 are bonded to the connection leads 23 via wires 24 and are molded with EMC to form a package body 20.

Here, the connection leads 23 electrically connect the through holes with the land patterns, and are electrically connected to the wires 24.

The above construction will be more clearly understood with reference to FIG. 3, which is a partially cutaway plan view of FIG. 2.

Referring to FIG. 3, the land pattern 27 and through hole 28 are formed in the lengthwise direction of the main substrate 21 to be commonly and electrically connected by the connection lead 23. The package body 20 is provided at the end of the connection lead 23 in the lengthwise direction.

FIG. 4 is a vertical sectional view showing another embodiment of the semiconductor device according to the present invention.

Referring to FIG. 4, the semiconductor device has at least one semiconductor chip 32 mounted on the lower surface of a printed circuit board (hereinafter referred to as "PCB") 31 by interposing an adhesive 39. Bonding pads (not shown) of the semiconductor chip 32 and electrode connection terminals 33 of the PCB 31 are bonded by means of wires 34. A connection portion of the semiconductor chip 32 and wire 34 are encapsulated with a resin to form a package body 30.

In the above-described semiconductor device, the PCB 31 is mounted upside down during a final mounting process, and the terminals of the PCB 31 are connected to external terminals via through holes. Also, at least one other semiconductor device is stacked on the upper surface of the PCB 31. In this case, the respective semiconductor devices are connected to each other by interposed solder balls 36, and mounted to other PCBs by means of leads 38, which function as the external terminals, resulting in as stacked semiconductor device having a three-dimensional structure.

When viewed from the reversed direction, a die pad portion of the semiconductor chip 32 on the upper surface of the PCB 31, a wire bonding pad portion for connecting the semiconductor chip 32 to the terminals of the package, and a solder bump pad portion formed of the solder balls 36 are plated with nickel (Ni) and gold (Au) to a thickness of 5 μm and 0.5 μm, respectively, using copper foil as a base, so that the device reliability is improved during the wire bonding.

The above-described construction will be more clearly understood with reference to FIG. 5 which is a partially cutaway plan view of FIG. 4.

Referring to FIG. 5, a land pattern 47 and a through hole 48 are formed in the lengthwise direction of the PCB 31, and are commonly and electrically connected by connection lead 33. The external terminal lead 38 is connected via the through hole 48. The package body 30 is provided on the end of the connection lead 33 in the lengthwise direction. The lead 38, which is the external terminal of the PCB 31, is plated with copper (Cu) or an alloy thereof.

Meanwhile, referring to FIG. 6 (which is an enlarged, partial sectional view of region A FIG. 4), a solder ball pad 35 on which solder ball 36 is mounted is a metal-coated layer obtained by sequentially plating copper 42, nickel 43 and gold 44 on the PCB 41. A disc-shaped solder ball mounting portion 37 is provided on the upper portion of the thus metal-coated layer.

The PCB 41 is made of a thermostable material, such as bismaleimidetriazine (BT) resin and thermostable epoxy. The surface of the nickel plating is coated with gold (Au) 0.5 μm thick.

FIGS. 7 and 8 are both plan views illustrating the upper and lower portions, respectively, of the semiconductor substrate used in the semiconductor device according to the present invention, prior to forming the land pattern.

Referring to FIG. 7, a disc-shaped terminal portion 55 is provided on an upper portion of a PCB 51 to allow another like PCB to be connected thereto by means of a respective solder ball.

Referring to FIG. 8, ring-shaped through holes 52 are formed to individually correspond to the disc-shaped terminal portions 55. The broken-lined region 53 on the center of the PCB 51 in FIG. 8 indicates a molding region where a molding body is generally formed.

Therefore, the upper/lower surfaces of the PCB 51 connected by the solder balls become conductive by means of the through holes or via holes, and an interlayer connection terminal (not shown) on the lower surface of the PCB 51 is electrically connected to the through hole 52. Also, a conductive portion and a through hole portion, except the portions which will be connected by means of the solder balls in succeeding processes, are coated with a solder-resist, respectively.

The above-described SOJ package may be manufactured in the following process, described by way of example with reference to FIGS. 4 to 8.

As shown in FIGS. 7 and 8, after a through hole 52 is formed in the center of both ends of the lower surface and upper surface of the main substrate 51, in which the through hole 52 in the lower surface is shaped as a ring to allow the external connection leads to be connected thereto, and the upper surface connected to the through hole 52 is provided as a disc form.

The land portion, including the through hole, is shaped as a ring by eliminating a conductive material portion from the center to facilitate alignment during stacking of the BGA packages. The land portion of the opposite side is shaped as a disc to prevent melted solder from flowing toward the opposite side during reflow soldering performed after mounting the solder ball.

Then, as shown in FIG. 6, copper (Cu), nickel (Ni) and gold (Au) are sequentially plated, centering around the through hole 52 via the plating process to form the metal-coated layer.

Thereafter, as shown in FIG. 4, the land pattern, connection lead and ball grid array are provided in a predetermined pattern configuration around the metal-coated layer formed on the lower and upper surfaces of the main substrate 31 via a patterning process, and the solder-resist is coated. Using an adhesive 39, the semiconductor chip 32 is mounted onto the center of the main substrate 31 and is bonded to the connection lead 33 by means of the wire 34, and the package body 30 is thereafter formed.

At this time, the semiconductor chip 32 is attached on the center of the main substrate 31 by using the conductive adhesive 39 on the die pad portion for attaching the semiconductor chip 32. The adhesive is then hardened at a temperature of approximately 150° C. Then, the bonding pads of the semiconductor chip 32 are connected to the external leads 38 of the main substrate 31 with a thin gold wire under a temperature of about 170° C. at a heater block.

Upon completing connection of the thin metal wire, the body molding is performed with the EMC. The solder ball mounting, in which the interlayer connection via the solder ball is accomplished by the land pattern, is then performed.

Thus, the manufacturing of the BGA package is completed by forming the solder ball 36 of a predetermined shape onto the solder ball pads 35 having through holes therein.

FIG. 9 is a vertical sectional view showing still another embodiment of the semiconductor device according to the present invention, which illustrates one preferred embodiment of the SOJ package mounted with the BGA package in a three-dimensional structure.

However, this BGA package has some disadvantages because of the different configuration of the land patterns between the upper and lower surfaces of the PCB. The terminals on both sides of the main substrate are thus connected via the through holes as shown in FIG. 5. In addition, by making the lower surface of the main substrate turn up after the molding, flux is coated over the land portion, and the solder balls are mounted on the land portion. Then, reflow soldering is carried out to form bumps, and respective packages, cut as a unit product, are employed.

In the semiconductor device illustrated in FIG. 9, a semiconductor chip is adhesively mounted onto the central surface of a main substrate 61 including through holes, connection leads and land patterns and the semiconductor chip is wire-bonded to the connection leads, so that a main package body 60 molded with the EMC is mounted in the opposite direction.

After this, a first semiconductor chip is adhesively mounted onto the center of the lower surface of a first substrate 71 including first through holes, first electrode connection terminals and first land patterns over the land pattern, and is wire-bonded to the first connection leads, so that a first package body 70 molded with EMC is mounted in the opposite direction, using first solder balls 76 as a connecting medium.

Then, a second semiconductor chip is adhesively mounted onto the center of the lower surface of a second substrate 81 including external leads 88, second through holes, second electrode connection terminals and second land patterns over the first land patterns and is then wire-bonded to the second connection leads, so that a second package body 80 molded with the EMC is mounted in the opposite direction, using second solder balls 86 as a connecting medium.

A third semiconductor chip is adhesively mounted onto the center of the lower surface of a third substrate 91 including third through holes, third electrode connection terminals and third land patterns over the second land pattern and is wire-bonded to the third electrode connection terminals, so that a third package body 90 molded with the EMC is mounted in the opposite direction, using third solder balls 96 as a connecting medium.

A stacked semiconductor device having a three-dimensional structure is therefore completed.

The semiconductor device having the three-dimensional structure constructed as above has external terminal leads 88 which are bent to be shaped as either "J-lead" or "gull-wing" for surface mounting onto a main substrate (not shown).

The external shape of the high-density, three-dimensional mounting package of the SOJ package. Internally, the BGA packages are stacked to realize the interlayer connection.

In other words, a substrate with leads and a substrate without leads are separately assembled to allow the upper surface having been molded to face upward, and the land portions that will be connected to solder bumps are coated with flux. The substrates are stacked, with the substrate with external leads generally in the center, and subjected to reflow soldering to achieve the interlayer connection. At this time, when applied to a memory device, the manufacturing process thereof is performed by designing signal lines in such a manner that common terminals are commonly connected and separately constructed terminals are connected by means of separate signal terminals.

Consequently, after reflow soldering, the memory device is molded with an encapsulation resin centering the substrate with external leads, hardened at a temperature around 175° C. for about 5 hours, and subjected to cutting and bending procedures to have a suitable lead shape required for the subsequent mounting thereof, thereby completing all processes.

The semiconductor device and manufacturing method thereof according to the present invention as described above can be usefully applied to the SOJ package capable of attaining the three-dimensional surface mounting, out of the scope of the conventional two-dimensional flat mounting of the BGA package.

Furthermore, the present invention is compatible with the currently-available mounting process on a main substrate and also improves reliability of the semiconductor device.

In addition, since the three-dimensional mounting structure for performing the interlayer connection using the BGA package, the mounting efficiency is improved to thus manufacture a semiconductor device that lowers manufacturing cost and enables mass production.

As a result, since the semiconductor device and manufacturing method therefor is achieved by the three-dimensional mounting structure which utilizes the BGA package capable of being stacked on the inside of SOJ package, it will be understood by those skilled in the art that various changes in form and details may be effected therein without departing from the spirit and scope of the invention as defined by the appended claims.

Citas de patentes
Patente citada Fecha de presentación Fecha de publicación Solicitante Título
JPH02134859A * Título no disponible
Otras citas
Referencia
1"Pad Array Improves Density", Electronic Packaging & Production edited by Howard Markstein, May 1992.
2 *Article re Over Molded Pad Array and Carrier, ASIC & EDA, pp. 9 15 (Mar. 1993).
3Article re Over Molded Pad Array and Carrier, ASIC & EDA, pp. 9-15 (Mar. 1993).
4 *Pad Array Improves Density , Electronic Packaging & Production edited by Howard Markstein, May 1992.
Citada por
Patente citante Fecha de presentación Fecha de publicación Solicitante Título
US5781415 *9 Jul 199614 Jul 1998Nec CorporationSemiconductor package and mounting method
US5801448 *30 Abr 19971 Sep 1998Micron Technology, Inc.Conductive lines on the back side of wafers and dice for semiconductor interconnects
US5808872 *13 Nov 199515 Sep 1998Nippon Steel CorporationSemiconductor package and method of mounting the same on circuit board
US5854507 *21 Jul 199829 Dic 1998Hewlett-Packard CompanyMultiple chip assembly
US5925928 *31 Mar 199720 Jul 1999Siemens AktiengesellschaftData carrier card, assembly of at least two data carrier cards and method of accessing at least one of the data carrier cards
US5956233 *19 Dic 199721 Sep 1999Texas Instruments IncorporatedHigh density single inline memory module
US5994166 *10 Mar 199730 Nov 1999Micron Technology, Inc.Method of constructing stacked packages
US6051878 *19 Ene 199918 Abr 2000Micron Technology, Inc.Method of constructing stacked packages
US6051887 *28 Ago 199818 Abr 2000Medtronic, Inc.Semiconductor stacked device for implantable medical apparatus
US6084297 *3 Sep 19984 Jul 2000Micron Technology, Inc.Cavity ball grid array apparatus
US6084300 *8 Dic 19974 Jul 2000Oki Electric Industry Co., Ltd.Compact resin-sealed semiconductor device
US6188127 *20 Feb 199613 Feb 2001Nec CorporationSemiconductor packing stack module and method of producing the same
US619042511 May 199920 Feb 2001Zomaya Group, Inc.Memory bar and related circuits and methods
US6198160 *22 Oct 19976 Mar 2001Oki Electric Industry Co., Ltd.Surface mounted type semiconductor device with wrap-around external leads
US6200830 *15 Jun 199913 Mar 2001Nitto Denko CorporationFabrication process of a semiconductor device
US621146123 Jun 19993 Abr 2001Hyundai Electronics Industries Co., Ltd.Chip size package and method of fabricating the same
US622225910 Sep 199924 Abr 2001Hyundai Electronics Industries Co., Ltd.Stack package and method of fabricating the same
US622226517 Dic 199924 Abr 2001Micron Technology, Inc.Method of constructing stacked packages
US62952203 Nov 199825 Sep 2001Zomaya Group, Inc.Memory bar and related circuits and methods
US63262449 May 20004 Dic 2001Micron Technology, Inc.Method of making a cavity ball grid array apparatus
US6339255 *22 Oct 199915 Ene 2002Hyundai Electronics Industries Co., Ltd.Stacked semiconductor chips in a single semiconductor package
US6388333 *27 Jun 200014 May 2002Fujitsu LimitedSemiconductor device having protruding electrodes higher than a sealed portion
US640404413 Abr 200111 Jun 2002Micron Technology, Inc.Semiconductor package with stacked substrates and multiple semiconductor dice
US6404046 *3 Feb 200011 Jun 2002Amkor Technology, Inc.Module of stacked integrated circuit packages including an interposer
US64240318 May 200023 Jul 2002Amkor Technology, Inc.Stackable package with heat sink
US644850628 Dic 200010 Sep 2002Amkor Technology, Inc.Semiconductor package and circuit board for making the package
US6486545 *26 Jul 200126 Nov 2002Amkor Technology, Inc.Pre-drilled ball grid array package
US64963554 Oct 200117 Dic 2002Avx CorporationInterdigitated capacitor with ball grid array (BGA) terminations
US650069816 Oct 200131 Dic 2002Hynix Semiconductor, Inc.Method for fabricating a stacked semiconductor chip package
US6504241 *14 Oct 19997 Ene 2003Sony CorporationStackable semiconductor device and method for manufacturing the same
US65186598 May 200011 Feb 2003Amkor Technology, Inc.Stackable package having a cavity and a lid for an electronic device
US652834819 Feb 20024 Mar 2003Fujitsu LimitedSemiconductor device having protruding electrodes higher than a sealed portion
US6531337 *24 Jul 200011 Mar 2003Micron Technology, Inc.Method of manufacturing a semiconductor structure having stacked semiconductor devices
US653133831 Jul 200211 Mar 2003Micron Technology, Inc.Method of manufacturing a semiconductor structure having stacked semiconductor devices
US654875928 Jun 200115 Abr 2003Amkor Technology, Inc.Pre-drilled image sensor package
US656445428 Dic 200020 May 2003Amkor Technology, Inc.Method of making and stacking a semiconductor package
US65835032 May 200224 Jun 2003Micron Technology, Inc.Semiconductor package with stacked substrates and multiple semiconductor dice
US6608371 *11 Jul 200119 Ago 2003Seiko Epson CorporationSemiconductor device and method of manufacturing the same, circuit board, and electronic equipment
US661826722 Sep 19989 Sep 2003International Business Machines CorporationMulti-level electronic package and method for making same
US66567652 Feb 20002 Dic 2003Amkor Technology, Inc.Fabricating very thin chip size semiconductor packages
US666754430 Jun 200023 Dic 2003Amkor Technology, Inc.Stackable package having clips for fastening package and tool for opening clips
US673053628 Jun 20014 May 2004Amkor Technology, Inc.Pre-drilled image sensor package fabrication method
US67409715 Nov 200125 May 2004Micron Technology, Inc.Cavity ball grid array apparatus having improved inductance characteristics
US676528729 Nov 200220 Jul 2004Charles W. C. LinThree-dimensional stacked semiconductor package
US679071031 Ene 200214 Sep 2004Asat LimitedMethod of manufacturing an integrated circuit package
US679474130 Abr 200221 Sep 2004Bridge Semiconductor CorporationThree-dimensional stacked semiconductor package with pillars in pillar cavities
US6900545 *16 Mar 200031 May 2005International Business Machines CorporationVariable thickness pads on a substrate surface
US69774315 Nov 200320 Dic 2005Amkor Technology, Inc.Stackable semiconductor package and manufacturing method thereof
US697989519 Jun 200327 Dic 2005Micron Technology, Inc.Semiconductor assembly of stacked substrates and multiple semiconductor dice
US698248617 May 20043 Ene 2006Micron Technology, Inc.Cavity ball grid array apparatus having improved inductance characteristics and method of fabricating the same
US6992395 *12 Jun 200231 Ene 2006Sony CorporationSemiconductor device and semiconductor module having external electrodes on an outer periphery
US700929615 Ene 20047 Mar 2006Amkor Technology, Inc.Semiconductor package with substrate coupled to a peripheral side surface of a semiconductor die
US706112017 Mar 200413 Jun 2006Amkor Technology, Inc.Stackable semiconductor package having semiconductor chip within central through hole of substrate
US706791115 Oct 200427 Jun 2006Bridge Semiconductor CorporationThree-dimensional stacked semiconductor package with metal pillar in encapsulant aperture
US712911322 Oct 200431 Oct 2006Bridge Semiconductor CorporationMethod of making a three-dimensional stacked semiconductor package with a metal pillar in an encapsulant aperture
US7129420 *7 Dic 200531 Oct 2006Seiko Epson CorporationSemiconductor device and method for manufacture thereof, circuit board, and electronic instrument
US7145226 *30 Jun 20035 Dic 2006Intel CorporationScalable microelectronic package using conductive risers
US719006028 Oct 200313 Mar 2007Bridge Semiconductor CorporationThree-dimensional stacked semiconductor package device with bent and flat leads and method of making same
US719007124 Feb 200413 Mar 2007Amkor Technology, Inc.Semiconductor package and method for fabricating the same
US722724922 Dic 20045 Jun 2007Bridge Semiconductor CorporationThree-dimensional stacked semiconductor package with chips on opposite sides of lead
US7235871 *15 Jul 200326 Jun 2007Micron Technology, Inc.Stacked microelectronic dies
US725302520 Ago 20047 Ago 2007Micron Technology, Inc.Multiple substrate microelectronic devices and methods of manufacture
US72620823 Ago 200628 Ago 2007Bridge Semiconductor CorporationMethod of making a three-dimensional stacked semiconductor package with a metal pillar and a conductive interconnect in an encapsulant aperture
US72680132 Nov 200511 Sep 2007Micron Technology, Inc.Method of fabricating a semiconductor die package having improved inductance characteristics
US72980319 Ago 200020 Nov 2007Micron Technology, Inc.Multiple substrate microelectronic devices and methods of manufacture
US7321165 *8 Jul 200422 Ene 2008Elpida Memory, Inc.Semiconductor device and its manufacturing method
US7453157 *27 May 200518 Nov 2008Tessera, Inc.Microelectronic packages and methods therefor
US749484326 Dic 200624 Feb 2009Bridge Semiconductor CorporationMethod of making a semiconductor chip assembly with thermal conductor and encapsulant grinding
US7520052 *27 Jun 200621 Abr 2009Texas Instruments IncorporatedMethod of manufacturing a semiconductor device
US76223334 Ago 200624 Nov 2009Stats Chippac Ltd.Integrated circuit package system for package stacking and manufacturing method thereof
US76456384 Ago 200612 Ene 2010Stats Chippac Ltd.Stackable multi-chip package system with support structure
US765667831 Oct 20052 Feb 2010Entorian Technologies, LpStacked module systems
US76632327 Mar 200616 Feb 2010Micron Technology, Inc.Elongated fasteners for securing together electronic components and substrates, semiconductor device assemblies including such fasteners, and accompanying systems
US768083724 Oct 200616 Mar 2010Nec CorporationFile management method for log-structured file system for sequentially adding and storing log of file access
US771909816 Oct 200718 May 2010Entorian Technologies LpStacked modules and method
US77459433 May 200729 Jun 2010Tessera, Inc.Microelectonic packages and methods therefor
US780498525 Ago 200828 Sep 2010Entorian Technologies LpCircuit module having force resistant construction
US78118631 Feb 200912 Oct 2010Bridge Semiconductor CorporationMethod of making a semiconductor chip assembly with metal pillar and encapsulant grinding and heat sink attachment
US79157389 Nov 200929 Mar 2011Stats Chippac Ltd.Stackable multi-chip package system with support structure
US7971351 *9 Mar 20095 Jul 2011Texas Instruments IncorporatedMethod of manufacturing a semiconductor device
US799398326 Oct 20069 Ago 2011Bridge Semiconductor CorporationMethod of making a semiconductor chip assembly with chip and encapsulant grinding
US799938321 Jul 200616 Ago 2011Bae Systems Information And Electronic Systems Integration Inc.High speed, high density, low power die interconnect system
US799939728 May 201016 Ago 2011Tessera, Inc.Microelectronic packages and methods therefor
US801279725 Ago 20096 Sep 2011Advanced Semiconductor Engineering, Inc.Method for forming stackable semiconductor device packages including openings with conductive bumps of specified geometries
US806727214 Oct 200929 Nov 2011Stats Chippac Ltd.Integrated circuit package system for package stacking and manufacturing method thereof
US806782721 May 200729 Nov 2011Micron Technology, Inc.Stacked microelectronic device assemblies
US807676522 Jul 200913 Dic 2011Advanced Semiconductor Engineering, Inc.Stackable semiconductor device packages including openings partially exposing connecting elements, conductive bumps, or conductive conductors
US811471123 Mar 200914 Feb 2012Tessera, Inc.Method of electrically connecting a microelectronic component
US81244568 Ene 201028 Feb 2012Micron Technology, Inc.Methods for securing semiconductor devices using elongated fasteners
US814310121 Mar 200827 Mar 2012Advanced Semiconductor Engineering, Inc.Semiconductor package and the method of making the same
US81481999 Abr 20093 Abr 2012Tessera, Inc.Method of electrically connecting a microelectronic component
US814820530 Sep 20103 Abr 2012Tessera, Inc.Method of electrically connecting a microelectronic component
US815888823 Jun 200917 Abr 2012Advanced Semiconductor Engineering, Inc.Circuit substrate and method of fabricating the same and chip package structure
US819813129 Jul 201012 Jun 2012Advanced Semiconductor Engineering, Inc.Stackable semiconductor device packages
US82787462 Abr 20102 Oct 2012Advanced Semiconductor Engineering, Inc.Semiconductor device packages including connecting elements
US832958114 Jul 201111 Dic 2012Tessera, Inc.Microelectronic packages and methods therefor
US8378477 *14 Sep 201019 Feb 2013Stats Chippac Ltd.Integrated circuit packaging system with film encapsulation and method of manufacture thereof
US840521218 Jun 201026 Mar 2013Advanced Semiconductor Engineering, Inc.Semiconductor package
US842624427 Jun 201123 Abr 2013Sagacious Investment Group L.L.C.High speed, high density, low power die interconnect system
US842696827 Jun 201123 Abr 2013Sagacious Investment Group L.L.C.High speed, high density, low power die interconnect system
US85137999 Abr 200920 Ago 2013Tessera, Inc.Method of electrically connecting a microelectronic component
US854706826 Ago 20091 Oct 2013Samsung Sdi Co., Ltd.Protection circuit module and secondary battery including the protection circuit module
US856988527 Sep 201129 Oct 2013Advanced Semiconductor Engineering, Inc.Stacked semiconductor packages and related methods
US858710928 Nov 201119 Nov 2013Micron Technology, Inc.Stacked microelectronic dies and methods for stacking microelectronic dies
US86243742 Abr 20107 Ene 2014Advanced Semiconductor Engineering, Inc.Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof
US8636649 *11 Mar 200928 Ene 2014West View Research, LlcEndoscopic smart probe and method
US864238328 Sep 20064 Feb 2014Stats Chippac Ltd.Dual-die package structure having dies externally and simultaneously connected via bump electrodes and bond wires
US86431675 Dic 20114 Feb 2014Advanced Semiconductor Engineering, Inc.Semiconductor package with through silicon vias and method for making the same
US88231569 Feb 20112 Sep 2014Advanced Semiconductor Engineering, Inc.Semiconductor device packages having stacking functionality and including interposer
US913790310 Jun 201115 Sep 2015Tessera, Inc.Semiconductor chip assembly and method for making same
US917179228 Feb 201127 Oct 2015Advanced Semiconductor Engineering, Inc.Semiconductor device packages having a side-by-side device arrangement and stacking functionality
US91965976 Ago 201424 Nov 2015Advanced Semiconductor Engineering, Inc.Semiconductor package with single sided substrate design and manufacturing methods thereof
US924038218 Abr 201319 Ene 2016Sagacious Investment Group, L.L.C.High speed, high density, low power die interconnect system
US932465818 Abr 201326 Abr 2016Gula Consulting Limited Liability CompanyHigh speed, high density, low power die interconnect system
US934961125 Feb 201324 May 2016Advanced Semiconductor Engineering, Inc.Stackable semiconductor package and manufacturing method thereof
US946654521 Feb 200711 Oct 2016Amkor Technology, Inc.Semiconductor package in package
US971607511 Sep 201525 Jul 2017Tessera, Inc.Semiconductor chip assembly and method for making same
US976812411 Sep 201619 Sep 2017Amkor Technology, Inc.Semiconductor package in package
US20020043709 *23 Ene 200118 Abr 2002Yeh Nai HuaStackable integrated circuit
US20030111736 *14 Dic 200119 Jun 2003Roeters Glen E.Csp chip stack with flex circuit
US20030137048 *27 Mar 200324 Jul 2003Staktek Group, L.P.Stacking system and method
US20030183930 *12 Jun 20022 Oct 2003Hiroyuki FukasawaSemiconductor device and semiconductor module
US20040000707 *9 May 20031 Ene 2004Staktek Group, L.P.Modularized die stacking system and method
US20040038449 *15 Jul 200326 Feb 2004Corisis David J.Stacked microelectronic dies and methods for stacking microelectronic dies
US20040053442 *19 Jun 200318 Mar 2004Salman AkramSemiconductor package with stacked substrates and multiple semiconductor dice
US20040164411 *24 Feb 200426 Ago 2004Amkor Technology, Inc.Semiconductor package and method for fabricating the same
US20040175916 *17 Mar 20049 Sep 2004Amkor Technology, Inc.Stackable semiconductor package having semiconductor chip within central through hole of substrate
US20040178508 *26 Ene 200416 Sep 2004Fujitsu LimitedStacked semiconductor device
US20040195666 *20 Abr 20047 Oct 2004Julian PartridgeStacked module systems and methods
US20040201091 *30 Abr 200414 Oct 2004Staktek Group, L.P.Stacked module systems and methods
US20040207064 *17 May 200421 Oct 2004Brooks Jerry M.Cavity ball grid array apparatus having improved inductance characteristics
US20040229402 *22 Jun 200418 Nov 2004Staktek Group, L.P.Low profile chip scale stacking system and method
US20040235222 *21 Jun 200425 Nov 2004Staktek Group, L.P.Integrated circuit stacking system and method
US20040245615 *21 Jul 20039 Dic 2004Staktek Group, L.P.Point to point memory expansion system and method
US20040262733 *30 Jun 200330 Dic 2004Takashi KumamotoScalable microelectronic package using conductive risers
US20050009234 *6 Ago 200413 Ene 2005Staktek Group, L.P.Stacked module systems and methods for CSP packages
US20050018412 *9 Ago 200427 Ene 2005Staktek Group, L.P.Pitch change and chip scale stacking system
US20050019984 *20 Ago 200427 Ene 2005Tongbi JiangMultiple substrate microelectronic devices and methods of manufacture
US20050041402 *5 Oct 200424 Feb 2005Staktek Group, L.P.Integrated circuit stacking system and method
US20050041403 *5 Oct 200424 Feb 2005Staktek Group, L.P.Integrated circuit stacking system and method
US20050056921 *13 May 200417 Mar 2005Staktek Group L.P.Stacked module systems and methods
US20050057911 *19 Mar 200417 Mar 2005Staktek Group, L.P.Memory expansion and integrated circuit stacking system and method
US20050062144 *12 Oct 200424 Mar 2005Staktek Group, L.P.Memory expansion and chip scale stacking system and method
US20050067683 *29 Oct 200431 Mar 2005Staktek Group L.P.Memory expansion and chip scale stacking system and method
US20050077608 *8 Jul 200414 Abr 2005Yutaka KagayaSemiconductor device and its manufacturing method
US20050077613 *6 Ago 200314 Abr 2005Mclellan Neil RobertIntegrated circuit package
US20050098873 *17 Dic 200412 May 2005Staktek Group L.P.Stacked module systems and methods
US20050139980 *21 Ene 200530 Jun 2005Burns Carmen D.High density integrated circuit module
US20050146011 *8 Mar 20057 Jul 2005Staktek Group, L.P.Pitch change and chip scale stacking system and method
US20050146031 *14 Dic 20047 Jul 2005Staktek Group, L.P.Low profile stacking system and method
US20050242423 *5 Jul 20053 Nov 2005Staktek Group, L.P.Stacked module systems and methods
US20050263872 *1 Jul 20051 Dic 2005Cady James WFlex-based circuit module
US20050266610 *12 May 20051 Dic 2005Salman AkramManufacturing methods for semiconductor structures having stacked semiconductor devices
US20050285246 *27 May 200529 Dic 2005Tessera, Inc.Microelectronic packages and methods therefor
US20060033187 *12 Ago 200416 Feb 2006Staktek Group, L.P.Rugged CSP module system and method
US20060043558 *1 Sep 20042 Mar 2006Staktek Group L.P.Stacked integrated circuit cascade signaling system and method
US20060055024 *14 Sep 200416 Mar 2006Staktek Group, L.P.Adapted leaded integrated circuit module
US20060055040 *2 Nov 200516 Mar 2006Brooks Jerry MCavity ball grid array apparatus having improved inductance characteristics
US20060072297 *1 Oct 20046 Abr 2006Staktek Group L.P.Circuit Module Access System and Method
US20060090931 *7 Dic 20054 May 2006Seiko Epson CorporationSemiconductor device and method for manufacture thereof, circuit board, and electronic Instrument
US20060108676 *22 Nov 200425 May 2006Punzalan Nelson V JrMulti-chip package using an interposer
US20060118936 *3 Dic 20048 Jun 2006Staktek Group L.P.Circuit module component mounting system and method
US20060131716 *22 Dic 200522 Jun 2006Cady James WStacking system and method
US20060145313 *30 Dic 20056 Jul 2006Dongbuanam Semiconductor Inc.Semiconductor package device having reduced mounting height and method for manufacturing the same
US20060151206 *4 Ene 200613 Jul 2006Sharp Kabushiki KaishaSemiconductor device and manufacturing method therefor
US20060157842 *20 Ene 200520 Jul 2006Staktek Group L.P.Inverted CSP stacking system and method
US20060175693 *4 Feb 200510 Ago 2006Staktek Group, L.P.Systems, methods, and apparatus for generating ball-out matrix configuration output for a flex circuit
US20060255446 *12 Abr 200616 Nov 2006Staktek Group, L.P.Stacked modules and method
US20060292753 *27 Jun 200628 Dic 2006Yoshimi TakahashiSemiconductor Device and Method of Manufacturing a Semiconductor Device
US20070007517 *19 Sep 200611 Ene 2007Brooks Jerry MCavity ball grid array apparatus having improved inductance characteristics
US20070070608 *29 Sep 200529 Mar 2007Skyworks Solutions, Inc.Packaged electronic devices and process of manufacturing same
US20070103877 *4 Nov 200510 May 2007Staktek Group L.P.Flex circuit apparatus and method for adding capacitance while conserving circuit board surface area
US20070106707 *24 Oct 200610 May 2007Nec CorporationFile management method for log-structured file system for sequentially adding and storing log of file access
US20070114649 *23 Ene 200724 May 2007Staktek Group L.P., A Texas Limited PartnershipLow Profile Stacking System and Method
US20070117262 *23 Ene 200724 May 2007Staktek Group L.P., A Texas Limited PartnershipLow Profile Stacking System and Method
US20070145548 *22 Dic 200328 Jun 2007Amkor Technology, Inc.Stack-type semiconductor package and manufacturing method thereof
US20070158821 *7 Jul 200612 Jul 2007Leland SzewerenkoManaged memory component
US20070164416 *7 Jun 200619 Jul 2007James Douglas WehrlyManaged memory component
US20070170561 *11 Ene 200626 Jul 2007Staktek Group L.P.Leaded package integrated circuit stacking
US20070205496 *3 May 20076 Sep 2007Tessera, Inc.Microelectronic packages and methods therefor
US20070210435 *21 May 200713 Sep 2007Micron Technology, Inc.Stacked microelectronic dies and methods for stacking microelectronic dies
US20070210447 *7 Mar 200613 Sep 2007Kinsley Thomas HElongated fasteners for securing together electronic components and substrates, semiconductor device assemblies including such fasteners, and accompanying systems and methods
US20070262429 *15 May 200615 Nov 2007Staktek Group, L.P.Perimeter stacking system and method
US20080017971 *21 Jul 200624 Ene 2008Bae Systems Information And Electronic Systems Integration Inc.High speed, high density, low power die interconnect system
US20080029866 *4 Ago 20067 Feb 2008Stats Chippac Ltd.Stackable multi-chip package system with support structure
US20080029867 *4 Ago 20067 Feb 2008Stats Chippac Ltd.Stackable multi-chip package system
US20080067662 *16 Nov 200720 Mar 2008Staktek Group L.P.Modularized Die Stacking System and Method
US20080079130 *28 Sep 20063 Abr 2008Stats Chippac Ltd.Integrated circuit package system employing bump technology
US20080088003 *16 Oct 200717 Abr 2008Staktek Group L.P.Stacked Modules and Method
US20080088032 *18 Oct 200717 Abr 2008Staktek Group L.P.Stacked Modules and Method
US20080090329 *18 Oct 200717 Abr 2008Staktek Group L.P.Stacked Modules and Method
US20080093724 *6 Mar 200724 Abr 2008Staktek Group L.P.Stackable Micropackages and Stacked Modules
US20080120831 *16 Oct 200729 May 2008Staktek Group L.P.Stacked Modules and Method
US20080128881 *30 Nov 20075 Jun 2008Nec Electronics CorporationSemiconductor device
US20080150101 *20 Dic 200626 Jun 2008Tessera, Inc.Microelectronic packages having improved input/output connections and methods therefor
US20080230887 *21 Mar 200825 Sep 2008Advanced Semiconductor Engineering, Inc.Semiconductor package and the method of making the same
US20090141456 *30 Nov 20074 Jun 2009Itt Manufacturing Enterprises, Inc.Multilayer, thermally-stabilized substrate structures
US20090160042 *2 Mar 200925 Jun 2009Entorian Technologies, LpManaged Memory Component
US20090170243 *11 Mar 20092 Jul 2009Entorian Technologies, LpStacked Integrated Circuit Module
US20090174051 *12 Ene 20059 Jul 2009Shuichi OsakaSemiconductor package and semiconductor device
US20090176336 *9 Mar 20099 Jul 2009Texas Instruments IncorporatedMethod of Manufacturing a Semiconductor Device
US20090200654 *9 Abr 200913 Ago 2009Tessera, Inc.Method of electrically connecting a microelectronic component
US20090200655 *9 Abr 200913 Ago 2009Tessera, Inc.Method of electrically connecting a microelectronic component
US20090236406 *23 Mar 200924 Sep 2009Tessera, Inc.Method of electrically connecting a microelectronic component
US20090273069 *7 May 20095 Nov 2009Cady James WLow profile chip scale stacking system and method
US20090298230 *10 Ago 20093 Dic 2009Staktek Group, L.P.Stacked Module Systems and Methods
US20100000775 *23 Jun 20097 Ene 2010Advanced Semiconductor Engineering, Inc.Circuit substrate and method of fabricating the same and chip package structure
US20100038768 *14 Oct 200918 Feb 2010Young Cheol KimIntegrated circuit package system for package stacking and manufacturing method thereof
US20100052117 *9 Nov 20094 Mar 2010Young Cheol KimStackable multi-chip package system with support structure
US20100066307 *26 Ago 200918 Mar 2010Bong Young KimProtection circuit module and secondary battery including the protection circuit module
US20100112754 *8 Ene 20106 May 2010Micron Technology, Inc.Methods for securing semiconductor devices using elongated fasteners
US20100171205 *22 Jul 20098 Jul 2010Kuang-Hsiung ChenStackable Semiconductor Device Packages
US20100171206 *20 Ago 20098 Jul 2010Chi-Chih ChuPackage-on-Package Device, Semiconductor Package, and Method for Manufacturing The Same
US20100171207 *25 Ago 20098 Jul 2010Chi-Chih ShenStackable semiconductor device packages
US20100258956 *28 May 201014 Oct 2010Tessera, Inc.Microelectronic packages and methods therefor
US20110017704 *30 Sep 201027 Ene 2011Tessera, Inc.Method of electrically connecting a microelectronic component
US20110049704 *29 Abr 20103 Mar 2011Advanced Semiconductor Engineering, Inc.Semiconductor device packages with integrated heatsinks
US20110117700 *29 Jul 201019 May 2011Advanced Semiconductor Engineering, Inc.Stackable semiconductor device packages
US20110156251 *18 Jun 201030 Jun 2011Chi-Chih ChuSemiconductor Package
US20110193205 *9 Feb 201111 Ago 2011Advanced Semiconductor Engineering, Inc.Semiconductor device packages having stacking functionality and including interposer
US20120061855 *14 Sep 201015 Mar 2012Byung Tai DoIntegrated circuit packaging system with film encapsulation and method of manufacture thereof
US20130292838 *10 Jul 20137 Nov 2013Sanka GanesanPackage-on-package interconnect stiffener
USD780184 *20 Mar 201528 Feb 2017Nagrastar LlcSmart card interface
USD780763 *20 Mar 20157 Mar 2017Nagrastar LlcSmart card interface
USD792410 *6 Jun 201618 Jul 2017Nagrastar LlcSmart card interface
USD792411 *6 Jun 201618 Jul 2017Nagrastar LlcSmart card interface
USRE3962827 Jul 200415 May 2007Stakick Group, L.P.Stackable flex circuit IC package and method of making same
USRE4011214 Abr 200426 Feb 2008Amkor Technology, Inc.Semiconductor package and method for fabricating the same
USRE4103926 Oct 200415 Dic 2009Entorian Technologies, LpStackable chip package with flex carrier
WO2008016332A1 *3 Ago 20077 Feb 2008Stats Chippac LtdStackable multi-chip package system with support structure
Eventos legales
FechaCódigoEventoDescripción
18 Abr 1995ASAssignment
Owner name: SAMSUG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KWON, YOUNG SHIN;AHN, SEUNG HO;REEL/FRAME:007487/0800
Effective date: 19950224
3 Jul 2000FPAYFee payment
Year of fee payment: 4
10 Jun 2004FPAYFee payment
Year of fee payment: 8
3 Jul 2008FPAYFee payment
Year of fee payment: 12