|Número de publicación||US5835151 A|
|Tipo de publicación||Concesión|
|Número de solicitud||US 08/648,358|
|Fecha de publicación||10 Nov 1998|
|Fecha de presentación||15 May 1996|
|Fecha de prioridad||15 May 1996|
|Número de publicación||08648358, 648358, US 5835151 A, US 5835151A, US-A-5835151, US5835151 A, US5835151A|
|Inventores||Huifang Sun, Jay Bao, Tommy C. Poon|
|Cesionario original||Mitsubishi Electric Information Technology Center America|
|Exportar cita||BiBTeX, EndNote, RefMan|
|Citas de patentes (8), Otras citas (4), Citada por (42), Clasificaciones (13), Eventos legales (9)|
|Enlaces externos: USPTO, Cesión de USPTO, Espacenet|
1. Field of the Invention
The present invention relates to a method and apparatus for down-converting a digital signal.
2. Description of the Related Art
Digital video signal processing is an area of science and engineering that has developed rapidly over the past decade. The maturity of the Moving Picture Expert Group (MPEG) video coding standard represents a very important achievement for the video industry and provides strong support for digital transmission of video signals. With advancements in digital compression and other techniques such as digital modulation and packetization, as well as VLSI technology, the fundamentals of television have been reinvented for the digital age.
The first U.S. digital television transmission standard developed for broadcast of high and low definition television by a Grand Alliance of companies has been proposed to the Federal Communications Commission (FCC). High definition digital television broadcasts are typically referred to as HDTV, while low definition digital television broadcasts are generally referred to as SDTV. These terms will be used throughout this application, but are not tied to a particular format or standard. Instead, these terms are used to cover the high and low definition digital television of any coding standard (e.g., such as for VTRs and television).
In 1994 SDTV broadcasts became a reality when the first digital television services, broadcasted via satellite, went on the air. The Digital Satellite Service (DSS) units developed by Thomson Consumer Electronics, etc. have been distributed to more than 1 million homes. The highly sophisticated methods of transmitting and receiving digital television not only produce higher-quality television broadcasts, but also create new services, such as movies on demand, interactive programming, multimedia applications as well as telephone and computer services through the television.
Soon, HDTV will become a reality and join SDTV. Accordingly, in the near future, expect advanced television (ATV) broadcasts which include co-existent broadcasts of HDTV and SDTV. The problem, however, arises in that the HDTV signal can not be decoded by current SDTV decoders or NTSC decoders. (NTSC is the current analog broadcast standard in the U.S.) Several efforts have been reported to address this problem. U.S. Pat. No. 5,262,854 to S. Ng proposes a hierarchical decoder structure to provide a hierarchical representation of a decoded video sequence such that multiple video resolution can be reconstructed from the compressed MPEG bitstream. A modified version of this structure has been proposed by H. Sun, an inventor of the subject application, "Hierarchical Decoder for MPEG Compressed Video Data," IEEE Trans. on Consumer Electronics, August, 1993, Vol. 39, Number 3, pp. 559-562. Furthermore, a detailed investigation of an all-format ATV decoder has been reported by Jill Boyce, John Henderson and Larry Pearlstein, "An SDTV Decoder with HDTV Capability: An All-format ATV Decoder," SMPTE Fall Conference, New Orleans, 1995.
Conventionally, the spatial domain down-sizing in converting from HDTV to SDTV was achieved by cutting DCT domain coefficients and performing the inverse DCT with the remaining coefficients. First, the image is filtered by an anti-aliasing low pass filter. The filtered image is then down-sampled by a desired factor in each dimension. For the DCT based coded image (such as MPEG video coding) the conventional method requires converting the compressed image to the spatial domain by inverse DCT and then filtering and down-sampling or down-converting the inverse DCT. Alternatively, both the filtering and down-sampling operations are combined in the DCT domain by cutting frequencies and taking the inverse DCT with a lesser number of DCT coefficients.
When performing, for example, MPEG video encoding of HDTV, image blocks of 8×8 pixels in the spatial domain are converted into 8×8 DCT (discrete cosine transform) blocks of DCT coefficients in the DCT or frequency domain. Specifically, in most coding formats such as MPEG, the HDTV signal is divided into a luminance component (Y) and two chroma components (U) and (V). Furthermore, instead of U and V chroma blocks, some standards use color difference signal chroma blocks. For the purposes of discussion only, U and V chroma blocks will be used. Most formats such as MPEG specify different encoding sequences. In each encoding sequence a sequence header identifies the encoding sequence. Furthermore, in each encoding sequence, macro blocks of 8×8 DCT blocks of DCT coefficients are formed.
Encoding sequences for HDTV typically include the 4:2:0 encoding sequence, the 4:2:2 encoding sequence, and the 4:4:4 encoding sequence. In the 4:2:0 encoding sequence a macro block consists of four 8×8 luminance DCT blocks, one 8×8 U chroma DCT block, and one 8×8 V chroma DCT block. In the 4:2:2 encoding sequence a macro block consists of four 8×8 luminance DCT blocks, two 8×8 U chroma DCT blocks, and two 8×8 V chroma DCT blocks. Finally, in the 4:4:4 encoding sequence a macro block consists of four 8×8 luminance DCT blocks, four 8×8 U chroma DCT blocks, and four 8×8 V chroma DCT blocks. SDTV includes similar coding sequences, but the DCT blocks are 4×4 DCT blocks.
FIG. 1 illustrates a conventional apparatus for performing HDTV down-converting according to the conventional techniques discussed above wherein the filtering and down-sampling procedures are performed in the DCT domain. As shown in FIG. 1, a variable length decoder (VLD) and dequantizer 10 receives the HDTV bitstream generated, for example, according to MPEG video coding standards. The VLD and dequantizer 10 variable length decodes and dequantizes the HDTV signal in the well known manner. A down-converter 12, including a mask 14 and DCT inverter (IDCT) 16, down-converts the HDTV signal output by the VLD and dequantizer 10. The mask 14 masks the 8×8 blocks of DCT coefficients output by the VLD and dequantizer 10 to produce 4×4 blocks of DCT coefficients, thus, frequency cutting the 8×8 DCT blocks. The IDCT 16 takes the inverse DCT of the 4×4 DCT blocks and converts the 4×4 DCT blocks output by the mask 14 into 4×4 spatial blocks. Depending on the encoding scheme of the HDTV signal, the output of the IDCT 16 produces a bitstream in a corresponding SDTV sequence. For instance, the 4:2:0, 4:2:2 and 4:4:4 HDTV encoding sequences are down-converted to 4:2:0, 4:2:2 and 4:4:4 SDTV encoding sequences, respectively. An NTSC signal can be obtained from the SDTV signal using any well known conversion technique for that purpose.
As alluded to above, whether the output of the IDCT 16 produces a bitstream in SDTV format depends on the encoding scheme of the HDTV signal. Besides variable length encoding, MPEG provides for intra- and inter-coding. Intra-coding is where a field or frame of the HDTV signal, referred to as a picture, is encoded based on the pixels therein. Several well known techniques exist for intra-coding. An intra-coded picture is typically referred to as an I-picture. Consequently, the apparatus of FIG. 1 is capable of producing an SDTV signal when the HDTV signal includes only I-pictures.
Inter-coding, sometimes referred to as predictive encoding, is where a picture is encoded based on a reference picture, referred to as an anchor picture. In inter-coding, each macro block (i.e., related luminance and chroma blocks) of the picture being encoded is compared with the macro blocks of the anchor picture to find the macro block of the anchor picture providing the greatest correlation therewith. The vector between the two macro blocks is then determined as the motion vector. The inter-coded HDTV signal for the macro block being encoded will then include the motion vector and the differences between the macro block being encoded and the corresponding macro block of the anchor picture providing the greatest correlation.
For example, a series of pictures may have the display order I1 B1 B2 P1 B3 B4 P2 B5 B6 P3 B7 B8,2. . . The transmitted HDTV signal, however, will have the pictures arranged in the order of encoding as follows: I1 P1 B1 B2 P2 B3 B4 P3 B5 B6 I2 B7 B8. P-pictures are encoded using the previous I-picture or P-picture as the anchor picture. In the above example, P-pictures P1, P2, and P3 were encoded using I-picture I1, P-picture P1, and P-picture P2, respectively, as the anchor picture.
The B-pictures may be forward encoded, backward encoded, or bi-directionally encoded. For instance, if B-picture B1 was encoded using I-picture I1 as the anchor picture, then B-picture B1 is backward or back encoded. Alternatively, if B-picture B1 was encoded using P-picture P1 as the anchor picture, then B-picture B1 is forward encoded. If B-picture B1 was encoded using both I-picture I1 and P-picture P1 (typically an average thereof) as anchor pictures, then B-picture B1 is bi-directionally encoded.
The headers in the HDTV signal indicate whether pictures are I, B, or P-pictures and the direction of encoding. These headers also indicate the group of picture (GOP) size N and the distance between anchor pictures M. The GOP size indicates the distance between I-pictures, which in the above example would be N=12. Since I-pictures and P-pictures are anchor pictures, the distance between anchor pictures in the above example would be M=3. Based on the information provided in the headers, the HDTV signal can be properly decoded.
Therefore, if inter-coding was used to encode a picture, the IDCT 16 outputs only the difference between the present picture and a previous picture. To produce a complete picture requires additional structure such as shown in FIG. 2.
In FIG. 2 the same reference numerals as in FIG. 1 have been used to designate like components. Accordingly, these components will not be described in detail. In FIG. 2, the output of the VLD and dequantizer 10 is also received by a motion vector detector 20. The motion vector detector 20 identifies the motion vectors for inter-coded pictures. Due to the down conversion operation of the down-converter 12, however, the motion vector detector 20 scales down the identified motion vectors by a factor of two. The motion vectors are then output to a frame store 22. The frame store 22 stores the two previous anchor pictures (e.g., I or P-pictures). The frame store 22 will then output the macro blocks of an anchor picture pointed to by the motion vectors. These macro blocks are received by an adder 18. The adder 18 also receives the output of the down-converter 12. Consequently, when a B or P-picture is being down converted, a complete picture can be obtained by adding the output of the down-converter 12, which represents the differences between the picture and an anchor picture, with the anchor picture to create a complete picture. When an I-picture is output from the down-converter 12, there is no need to add anchor picture information thereto, consequently the frame store 22 will not send output to the adder 18, and the output of the adder 18 will be the output of the down-converter 12.
The output of the adder 18 is received by a reformatter 24. The reformatter 24 is also connected to the frame store 22. Since the transmission, and therefore, reception order of the pictures is not in the proper display order, the reformatter 24 operates to reformat the order of the pictures into the proper display order.
To better understand the operation of the apparatus illustrated in FIG. 2, assume that an HDTV signal such as discussed above is received. Therefore, I-picture I1 will be down converted by the down-converter 12 and output via adder 18 without any information having been added thereto. Since an I picture is an anchor picture, the frame store 22 will store the output of the adder 18. The reformatter 24 will then determine what output should be sent as the SDTV signal. The reformatter operates according the following rules: (1) if the picture received is the first anchor picture received then no output will be sent; (2) if the picture received is an anchor picture but not the first anchor picture received, then the previously received anchor picture will be output; and (3) if the picture received is a B-picture, then the B-picture will be immediately output.
Therefore, upon receipt of I-picture I1, the reformatter 24 will not send any output. The next picture received will be P-picture P1. The adder 18 will then receive the output of the down-converter 12 and macro blocks from the I-picture I1 pointed to by the motion vectors detected by motion vector detector 20. Consequently, the adder 18 will generate a complete picture. Since this complete picture is an anchor picture, the frame store 22 will then store the complete picture P1. According to the rules discussed above, the reformatter 24 will then output from the frame store 22 the I-picture I1 (i.e., the previous anchor picture).
The next two pictures received are B-pictures B1 and B2. Complete pictures will be formed from these B-pictures in the same manner as discussed above with respect to P-picture P1, except that, depending on the direction of encoding, either the I-picture I1 and/or the P-picture P1 will be used as the anchor picture. Since the adder 18 outputs a B-picture, the reformatter 24 will immediately output the B-picture. Consequently, the output from the reformatter 24 will be I1 B1 B2.
Next, the P-picture P2 is received and processed in the same manner as P-picture P1. When the adder 18 outputs the complete P-picture P2, the frame store 22 will replace the I-picture I1 with the P-picture P2. The reformatter 24, according to the rules discussed above, will then output the P-picture P1. In this manner, the reformatter 24 will output the pictures in the proper display order.
In another technique, the 4×4 IDCT of FIG. 1 is replaced with an 8×8 IDCT. Accordingly, the 4×4 DCT blocks output by the mask 14 are padded with zeros to produce 8×8 DCT blocks. Then, after performing the 8×8 IDCT, each 8×8 spatial block is down-sampled in each dimension according to conventional techniques to produce 4×4 spatial blocks.
Unfortunately, the conventional conversion techniques such as discussed above with respect to FIGS. 1 and 2 produce SDTV signals having a significant amount of block edge effect and other distortions. Additionally, these conventional techniques do not offer high processing speeds.
An object of the present invention is to provide a method and apparatus for down-converting an HDTV signal into an SDTV or NTSC signal which performs filtering and down-sampling in the DCT domain.
Another object of the present invention is to provide a method and apparatus for down-converting an HDTV signal into an SDTV or NTSC signal which performs filtering and down-sampling in the DCT domain and reduces block edge effects and other distortions.
A further object of the present invention is to provide a method and apparatus for down-converting an HDTV signal into an SDTV or NTSC signal which performs filtering and down-sampling in the DCT domain and provides high processing speeds.
These and other objects are achieved by a method for down-converting a digital video signal which includes the steps of receiving the digital video signal including at least first and second DCT blocks of DCT coefficients; synthesizing the first and second DCT blocks into a single synthesized DCT block having dimensions equal to the first and second DCT blocks; and converting the synthesized DCT block from the DCT domain to the spatial domain to produce and output digital video signal.
These and other objects are further achieved by an apparatus for down-converting a digital video signal which includes synthesizing means for receiving the digital video signal including at least first and second DCT blocks of DCT coefficients, and for synthesizing the first and second DCT blocks into a single synthesized DCT block having dimensions equal to the first and second DCT blocks; and converting means for converting the synthesized DCT block from the DCT domain to the spatial domain to produce an output digital video signal.
As discussed above, the method and apparatus of the present invention does not utilize the conventional frequency cutting technique. Instead, the method and apparatus of the present invention employs a frequency synthesis technique which results in reduced block edge effects and other distortions, as well as, high processing speeds.
Other objects, features, and characteristics of the present invention; methods, operation, and functions of the related elements of the structure; combination of parts; and economies of manufacture will become apparent from the following detailed description of the preferred embodiments and accompanying drawings, all of which form a part of this specification, wherein like reference numerals designate corresponding parts in the various figures.
FIG. 1 illustrates a conventional apparatus for performing HDTV down-converting wherein filtering and down-sampling are performed in the DCT domain;
FIG. 2 illustrates another conventional apparatus for performing HDTV down-converting wherein filtering and down-sampling are performed in the DCT domain;
FIG. 3 illustrates an apparatus, according to the present invention, for performing HDTV down-converting wherein filtering and down-sampling are performed in the DCT domain; and
FIG. 4 illustrates another apparatus, according to the present invention, for performing HDTV down-converting wherein filtering and down-sampling are performed in the DCT domain.
FIG. 3 illustrates an apparatus, according to the present invention, for performing HDTV down-converting wherein filtering and down-sampling are performed in the DCT domain. As shown in FIG. 3, the apparatus includes VLD and dequantizer 10 such as described above which receives an HDTV signal of any particular format. For the purposes of discussion only, it will be assumed that the HDTV signal was encoded according to the 4:2:0 encoding sequence and includes U and V chroma DCT blocks. A separator 30 receives the output of the VLD and dequantizer 10, and separates the luminance DCT blocks from the V chroma DCT blocks and the U chroma DCT blocks. The luminance DCT blocks are output to a synthesizer 32, and the U and V chroma DCT blocks are output to a down-converter 12.
The down-converter 12 operates on the U and V chroma DCT blocks in the same manner as discussed above with respect to FIG. 1. The synthesizer 32 synthesizes the luminance DCT blocks. An IDCT 34 performs inverse DCT and converts the output of the synthesizer from the DCT or frequency domain into the spatial domain. A recombiner 36 receives the bit stream from the IDCT 34 and the down-converter 12, and recombines these two bit streams to obtain a bit stream in SDTV format.
Next, the operation of the HDTV converter according to the present invention illustrated in FIG. 3 will be described. The separator 30 receives the output of the VLD and dequantizer 10, and based on the sequence header, identifies the sequence of the HDTV signal. When the 4:2:0 sequence has been identified, the separator 30 sends the four 8×8 luminance DCT blocks to the synthesizer 32, and sends the 8×8 U chroma DCT block and the 8×8 V chroma DCT block to the down-converter 12. When the 4:2:2 sequence has been identified, the separator 30 sends the four 8×8 luminance DCT blocks to the synthesizer 32, and sends the two 8×8 U chroma DCT blocks and the two 8×8 V chroma DCT blocks to the down-converter 12. When, however, the separator identifies the 4:4:4 sequence, the separator sends the four 8×8. luminance DCT blocks, the four 8×8 U chroma DCT blocks, and the four 8×8 V chroma DCT blocks to the synthesizer 32.
The synthesizer 32 synthesizes four 8×8 DCT blocks into one 8×8 DCT block. Accordingly, when the synthesizer 32 receives four 8×8 luminance DCT blocks, the synthesizer outputs one 8×8 luminance DCT block. To better explain the operation of the synthesizer 32, the operating principal will first be described for a one-dimensional case, and then the two-dimensional approach used in the synthesizer 32 will be described. Two different techniques for performing the synthesis operation will also be described.
In the one-dimensional case, an 8 element array is obtained from two 8 element arrays (e.g., a 16 element array). Assume that ai (i=0, 1, . . . , 15) represents the 16 element array in the spatial domain, and two one-dimensional arrays in the spatial domain are defined as bi =a; and ci =ai+8 (i=0, 1, . . . , 7). Expressions (1) and (2) represent one-dimensional 8 element arrays b and c as 8×1 DCT arrays B and C, respectively. ##EQU1##
In this one-dimensional case, the function of the frequency synthesis operation is to produce an 8×1 DCT array A' from the two one-dimensional 8×1 DCT arrays B and C. Accordingly, A' represented in the spatial domain as 8 element array a' can be defined in terms of 8×1 DCT arrays B and C, and/or 8 element arrays b and c. Expression (3) below shows the relationship between A' and a'. ##EQU2##
The first synthesis technique involves an average smoothing and down-sampling operation. According to the average smoothing operation, a' is obtained from b and c using operators Sb and Sc as shown in expression (4).
a'=Sb b+Sc c (4)
For example, expression (4) may take the form shown in expression (5) below; wherein Sb and Sc are both set to 0.50 ##EQU3##
In accordance with expression (5), the transformation of a' to A' in expression (3) can be represented as shown in expression (6) below. ##EQU4## where Mk (p) and Nk (p) are the matrices represented in expressions (7a) and (7b) below. ##EQU5##
As one skilled in the art will readily note, matrices M and N do not include the DCT coefficients, and are thus independent therefrom. As expression (6) demonstrates, the 8×1 DCT array A' can be synthesized from the two 8×1 DCT arrays B and C. The 8 element array a' in the spatial domain can then be obtained by an inverse DCT transformation.
Depending on the desired synthesis characteristics, the smoothing an filtering operations can be modified by modifying Sb and Sc in expression (4), which results in changes to matrices M and N.
Having demonstrated the one-dimensional case, one skilled in the art can readily determine the expressions (8)-(15d) below to implement the two-dimensional case, wherein A" represents the synthesized 8×8 DCT block; a" represents the spatial transformation of A"; B, C, D, and E each represent one of the four 8×8 DCT blocks; and b, c, d, and e represent the spatial transformation of the 8×8 DCT blocks, respectively. ##EQU6## where Sb =Sc +Sd +Se =0.25 ##EQU7## where ##EQU8##
In the expressions above for the two-dimensional case, expressions (8)-(11), (12), (13), (14), and (15a)-(15d) correspond to expressions (1)-(2), (4), (5), (6) and (7a)-(7b) for the one-dimensional case. Therefore, as discussed above with the one-dimensional case, matrices W, X, Y and Z are independent of the DCT coefficients, and the smoothing and filtering operation can be modified by modifying Sb, Sc, Sd and Se in expression (12), which results in changes to matrices W, X, Y and Z.
The second technique involves low-pass filtering and smoothing. In this technique, an ideal low-pass filter, serving as an anti-aliasing filter, removes high-frequencies before down-sampling. The process of ideal low-pass filtering is equivalent to the convolution of the input array with a sin function in the spatial domain. Again, using a to designate a 16 element array, the one-dimensional case will be described. A 16×1 DCT array A is obtained from a using expression (16) below. ##EQU9## Implementing ideal low-pass filtering, an 8×1 DCT array A' is obtained according to expression (17) below.
A'k =Ak, k=0,1, . . . , 7 (17)
Next, to obtain synthesis, A' must be characterized in terms of B and C. Expression (18) shows the relationship between A' and 8 element arrays b and c for even coefficients of A'. ##EQU10## From expressions (18), (1) and (2), expression (19) is obtained.
A"2k =Bk +(-1)k Ck k=0,1, . . . 3, (19)
Expression (20) shows the relationship between A' and 8 element arrays b and c for odd coefficients of A'. ##EQU11## Unfortunately, the odd coefficients can not be reduced to a simple expression as with the even coefficients. Accordingly, a matrix operation is required to express the odd coefficients of A' in terms of 8×1 matrices B and C. Expressions (21) and (22a)-(22b) below shows the relationship between the odd coefficients of A' and 8×1 matrices B and C. ##EQU12## where Uk (p) and Vk (p) are the conversion matrices with: ##EQU13## As with matrices M and N in the first technique, matrices U and V are independent from the DCT coefficients.
Based on expressions (19) and (21), the synthesized 8×1 DCT array A' can be obtained. Then, the spatial domain representation of A', a', can be obtained by inverse DCT.
As with the first technique, having demonstrated the one-dimensional case for the second technique, one skilled in the art can readily determine expressions (23)-(26d) below to implement the two-dimensional case of the second technique, A" represents the synthesized 8×8 DCT block; a" represents the spatial transformation of A"; B, C, D, and E each represent one of the four 8×8 DCT blocks; and b, c, d, and 3 represent the spatial transformation of the 8×8 DCT blocks, respectively. ##EQU14## where ##EQU15##
In the expressions above for the two-dimensional case, expressions (23)-(26d) correspond to expressions (19)-(22b) for the one-dimensional case. Therefore, as discussed above with the one-dimensional case, matrices Q, R, S, and T are independent of the DCT coefficients.
Accordingly, using either expressions (14)-(15d) according to the first technique or expressions (21)-(26d) according to the second technique, the synthesizer 32 synthesizes the four 8×8 luminance DCT blocks into a single 8×8 luminance DCT block.
When the separator 30 identifies either the 4:2:1 or the 4:2:2 sequence, the synthesizer 32 synthesizes the four 8×8 luminance DCT blocks into one 8×8 luminance DCT block according to one of the two techniques discussed above. If, however, the separator 30 identifies the 4:4:4 sequence, the synthesizer 32 synthesizes the four 8×8 luminance DCT blocks into one 8×8 luminance DCT block, synthesizes the four 8×8 U chroma DCT blocks into one 8×8 U chroma DCT block, and synthesizes the four 8×8 V chroma DCT blocks into one 8×8 V chroma DCT block. The IDCT 34 converts the DCT blocks output from the synthesizer 32 into spatial blocks.
During the synthesis operation, the down-converter 12 receives the output of the separator 30 as discussed above, and operates in the same manner as described in the Background of the Invention section. The recombiner 36 also identifies the HDTV sequence based on the sequence header, and recombines the spatial luminance blocks output by the IDCT 34 with the spatial chroma blocks output by the down-converter 12 when the 4:2:0 or 4:2:2 sequence have been identified. Otherwise, when the 4:4:4 sequence has been identified, the recombiner 36 merely passes the output of the IDCT 36. The output of the recombiner 36 is an SDTV bitstream unless as discussed above, the HDTV signal was predictive or inter-coding encoded.
If inter-coding was used, the output of the recombiner 36 will not represent spatial data in SDTV format. Accordingly, the adder 18, the motion vector detector 20, the frame store 22, and the reformatter 24 will have to be connected to the converting apparatus of FIG. 3 such as shown in FIG. 4. Specifically, the motion vector detector 20 is connected to receive the output of the VLD and dequantizer 10. The frame store 22 is connected to the output of the motion vector detector 20, and the adder 18 receives and adds the output of the recombiner 36 and the frame store 22. The frame store 22 also receives the output of the adder 18. The reformatter 24 is connected to both the adder 18 and the frame store 22, and outputs either the output from the adder 18 or a picture stored by the frame store 22. Since the operation of these additional components was described with respect to FIG. 2, that description will not be repeated.
As with the conventional art, once a digital signal in SDTV format is obtained, the SDTV signal can be converted to an NTSC signal using well-known techniques.
Computer simulations were run to compare the converter of the present invention with the prior art technique discussed above with respect to FIG. 1. Furthermore, a prior art technique wherein the HDTV decoded pictures are first filtered by a low-pass filter and then down-sampled by one-half in each dimension was used as a benchmark. In the computer simulations, an 1192×1080 interlaced HDTV sequence, "Whale", was used. The HDTV bitstream was generated by the MPEG standard video coding software with parameters of GOP size N=2, anchor frame distance M=3, bit rate equal to 18 Mbps, and 4:2:0 sequence. The simulation results showed that the prior art technique illustrated in FIG. 1 suffered from a significant amount of block edge effect and distortions due to poor approximation introduced by simply disregarding higher order coefficients (i.e., masking). The present invention, however, achieved significantly improved results over the prior art technique of FIG. 1. Additionally, the present invention provided improved processing speed, even faster than the benchmark.
While the present invention has been described with respect to specific coding sequences, it should be understood that the present invention is not limited to the coding sequences described. Additionally, the present invention is not restricted to use with a particular digital format such as MPEG. Instead, the present invention may be used with any format in any application where down-converting of digital data is desired.
Furthermore, while the invention has been described in connection with what is presently considered the most practical and preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments, but on the contrary, is intended to cover various modifications and equivalent arrangements included within the spirit and scope of the appended claims.
|Patente citada||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US5050230 *||27 Sep 1990||17 Sep 1991||Eastman Kodak Company||Hybrid residual-based hierarchical storage and display method for high resolution digital images in a multiuse environment|
|US5253043 *||24 Oct 1991||12 Oct 1993||Da Vinci Systems, Inc.||Upsampled interpolative processing of digital video signals|
|US5262854 *||21 Feb 1992||16 Nov 1993||Rca Thomson Licensing Corporation||Lower resolution HDTV receivers|
|US5414469 *||31 Oct 1991||9 May 1995||International Business Machines Corporation||Motion video compression system with multiresolution features|
|US5512953 *||9 Ago 1994||30 Abr 1996||At&T Corp.||Method and apparatus for conversion of compressed bit stream representation of video signal|
|US5555097 *||12 May 1994||10 Sep 1996||Goldstar Co., Ltd.||Television-integrated video cassette recorder apparatus|
|US5585851 *||10 Oct 1995||17 Dic 1996||Sony Corporation||Video signal transmission apparatus and video system for transmitting video signals with lower bit rate|
|US5614957 *||5 Jun 1995||25 Mar 1997||Hitachi America, Ltd.||Digital picture-in-picture decoder|
|1||Huifan Sun et al.; "Hierarchical Decoder for MPEG Compressed Video Data"; IEEE Transactions on Consumer Electronics, vol. 39, No. 3, Aug. 1993; pp.559-564.|
|2||*||Huifan Sun et al.; Hierarchical Decoder for MPEG Compressed Video Data ; IEEE Transactions on Consumer Electronics , vol. 39, No. 3, Aug. 1993; pp.559 564.|
|3||Jill Boyce et al.; "An SDTV Decoder with HDTV Capability"; pp. 1-12; SMPTE Fall Conf. New Orleans, 1995.|
|4||*||Jill Boyce et al.; An SDTV Decoder with HDTV Capability ; pp. 1 12; SMPTE Fall Conf. New Orleans, 1995.|
|Patente citante||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US6028639 *||19 Dic 1997||22 Feb 2000||Thomson Consumer Electronics, Inc.||Process and apparatus for converting an MPEG-2 bitstream into SMPTE-259 compatible bitstream|
|US6125211 *||16 Sep 1997||26 Sep 2000||Lu; Chung-Ya||Progressive image transmission|
|US6133956 *||7 Abr 1997||17 Oct 2000||Sony Corporation||Dual standard video signals processor|
|US6175592 *||12 Mar 1997||16 Ene 2001||Matsushita Electric Industrial Co., Ltd.||Frequency domain filtering for down conversion of a DCT encoded picture|
|US6222944 *||6 Abr 1999||24 Abr 2001||Sarnoff Corporation||Down-sampling MPEG image decoder|
|US6256068 *||7 May 1997||3 Jul 2001||Matsushita Electric Industrial Co., Ltd.||Image data format conversion apparatus|
|US6275616 *||31 Dic 1997||14 Ago 2001||Samsung Electronics Co., Ltd.||Method and apparatus for converting a high definition image to a relatively lower definition image using wavelet transforms|
|US6487248 *||16 Feb 1999||26 Nov 2002||Lg Electronics Inc.||Video decoding device of a TV receiver|
|US6519288 *||6 Mar 1998||11 Feb 2003||Mitsubishi Electric Research Laboratories, Inc.||Three-layer scaleable decoder and method of decoding|
|US6584154 *||8 Nov 1999||24 Jun 2003||Oki Electric Industry Co., Ltd.||Moving-picture coding and decoding method and apparatus with reduced computational cost|
|US6788347 *||11 Mar 1998||7 Sep 2004||Matsushita Electric Industrial Co., Ltd.||HDTV downconversion system|
|US6859495 *||31 Oct 1996||22 Feb 2005||Mitsubishi Electric Research Laboratories, Inc.||Digital video format converter and method therefor|
|US6862319 *||18 Mar 2003||1 Mar 2005||Oki Electric Industry Co., Ltd.||Moving-picture coding and decoding method and apparatus with reduced computational cost|
|US6868188 *||13 Feb 2001||15 Mar 2005||Telefonaktiebolaget Lm Ericsson (Publ)||Efficient down-scaling of DCT compressed images|
|US7027507 *||18 Mar 2003||11 Abr 2006||Oki Electric Industry Co., Ltd||Moving-picture coding and decoding method and apparatus with reduced computational cost|
|US7233703 *||25 Mar 2003||19 Jun 2007||Sharp Laboratories Of America, Inc.||Computation-reduced IDCT method for video coding|
|US7388994 *||22 May 2007||17 Jun 2008||Sharp Laboratories Of America, Inc.||Method for reducing IDCT calculations in video decoding|
|US7869505||27 May 2004||11 Ene 2011||Rodriguez Arturo A||System and method for adaptive video processing with coordinated resource allocation|
|US7876969 *||15 May 2008||25 Ene 2011||Sharp Laboratories Of America, Inc.||Video decoding with reduced IDCT calculations|
|US7957470||23 Jun 2008||7 Jun 2011||Rodriguez Arturo A||System and method for adapting video decoding rate|
|US7966642||15 Sep 2003||21 Jun 2011||Nair Ajith N||Resource-adaptive management of video storage|
|US8107534 *||14 Sep 2009||31 Ene 2012||Canon Kabushiki Kaisha||Moving-image reproducing apparatus and moving-image reproducing method|
|US8223848||23 Jul 2008||17 Jul 2012||Rodriguez Arturo A||System and method for adapting video decoding rate by multiple presentation of frames|
|US8300696||25 Jul 2008||30 Oct 2012||Cisco Technology, Inc.||Transcoding for systems operating under plural video coding specifications|
|US8301016||23 Ago 2007||30 Oct 2012||Rodriguez Arturo A||Decoding and output of frames for video trick modes|
|US8358916||1 Ago 2007||22 Ene 2013||Rodriguez Arturo A||Annotations for trick modes of video streams with simultaneous processing and display|
|US8429699 *||14 Dic 2000||23 Abr 2013||Arturo A. Rodriguez||Systems and methods for resource-adaptive processing of scaled video and graphics|
|US8600217||14 Jul 2004||3 Dic 2013||Arturo A. Rodriguez||System and method for improving quality of displayed picture during trick modes|
|US20010006561 *||13 Feb 2001||5 Jul 2001||Athanasios Skodras||Efficient down-scaling of DCT compressed images|
|US20030043916 *||5 Sep 2001||6 Mar 2003||Koninklijke Philips Electronics N.V.||Signal adaptive spatial scaling for interlaced video|
|US20030156647 *||18 Mar 2003||21 Ago 2003||Oki Electric Industry Co., Ltd.||Moving-picture coding and decoding method and apparatus with reduced computational cost|
|US20030161404 *||18 Mar 2003||28 Ago 2003||Oki Electric Industry Co., Ltd.||Moving-picture coding and decoding method and apparatus with reduced computational cost|
|US20040150747 *||26 Sep 2003||5 Ago 2004||Richard Sita||HDTV downconversion system|
|US20040190785 *||25 Mar 2003||30 Sep 2004||Sharp Laboratories Of America, Inc.||Computation-reduced IDCT method for video coding|
|US20040218680 *||27 May 2004||4 Nov 2004||Rodriguez Arturo A.||System and method for adaptive video processing with coordinated resource allocation|
|US20050074063 *||15 Sep 2003||7 Abr 2005||Nair Ajith N.||Resource-adaptive management of video storage|
|US20060013568 *||14 Jul 2004||19 Ene 2006||Rodriguez Arturo A||System and method for playback of digital video pictures in compressed streams|
|US20080037952 *||1 Ago 2007||14 Feb 2008||Scientific-Atlanta, Inc.||Annotations for trick modes of video streams with simultaneous processing and display|
|US20080279284 *||23 Jul 2008||13 Nov 2008||Rodriguez Arturo A||System and Method for Adapting Video Decoding Rate By Multiple Presentation of Frames|
|US20100067880 *||14 Sep 2009||18 Mar 2010||Canon Kabushiki Kaisha||Moving-image reproducing apparatus and moving-image reproducing method|
|US20140185693 *||31 Dic 2012||3 Jul 2014||Magnum Semiconductor, Inc.||Methods and apparatuses for adaptively filtering video signals|
|WO2008011724A1 *||27 Jul 2007||31 Ene 2008||Tir Techonology Lp||Light source comprising edge emitting elements|
|Clasificación de EE.UU.||348/441, 375/240.2, 348/E07.016, 375/E07.189, 375/E07.198|
|Clasificación internacional||H04N7/26, H04N7/01|
|Clasificación cooperativa||H04N7/0125, H04N19/85, H04N19/40|
|Clasificación europea||H04N7/01H, H04N7/26P, H04N7/26T|
|15 Jul 1996||AS||Assignment|
Owner name: MITSUBISHI ELECTRIC INFORMATION TECHNOLOGY CENTER
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SUN, HUIFANG;BAO, JAY;POON, TOMMY C.;REEL/FRAME:008054/0747
Effective date: 19960523
|23 Ene 2001||AS||Assignment|
|10 May 2002||FPAY||Fee payment|
Year of fee payment: 4
|28 May 2002||REMI||Maintenance fee reminder mailed|
|31 May 2006||REMI||Maintenance fee reminder mailed|
|30 Oct 2006||FPAY||Fee payment|
Year of fee payment: 8
|30 Oct 2006||SULP||Surcharge for late payment|
Year of fee payment: 7
|12 May 2010||SULP||Surcharge for late payment|
Year of fee payment: 11
|12 May 2010||FPAY||Fee payment|
Year of fee payment: 12