|Número de publicación||US5852406 A|
|Tipo de publicación||Concesión|
|Número de solicitud||US 08/435,818|
|Fecha de publicación||22 Dic 1998|
|Fecha de presentación||5 May 1995|
|Fecha de prioridad||15 Jul 1994|
|Número de publicación||08435818, 435818, US 5852406 A, US 5852406A, US-A-5852406, US5852406 A, US5852406A|
|Inventores||Gabriel Alfred Edde, Michael David Landis|
|Cesionario original||Thomson Consumer Electronics, Inc.|
|Exportar cita||BiBTeX, EndNote, RefMan|
|Citas de patentes (16), Otras citas (4), Citada por (22), Clasificaciones (11), Eventos legales (4)|
|Enlaces externos: USPTO, Cesión de USPTO, Espacenet|
The present invention involves signal processing systems controlled via a data bus such as a serial data bus.
Signal processing systems such as those in consumer electronics devices typically include digital integrated circuits (ICs) that implement various functions. For example, in a television receiver, ICs provide signal processing functions including tuning, video processing, and audio processing. In addition, a microcomputer (μC) IC controls the operation of the other ICs by writing data, such as control parameters, to the ICs and reading data, such as status data, from the ICs.
Information is communicated between the ICs and the control μC via a data bus such as a serial data bus. Two examples of bus protocols in use are the Inter IC (IIC or I2 C) bus protocol and the Intermetall (IM) bus protocol supported by Philips and ITT, respectively. Each bus protocol requires certain bus signals exhibiting particular timing relationships. The signals and timing differ for each protocol. For example, the IIC bus requires clock and data signals designated "SCL" and "SDA", respectively, while the IM bus requires clock, data and enable signals designated "CLOCK", "DATA" and "IDENT", respectively.
The ICs selected for a signal processing system may require more than one bus protocol. For example, a television system such as the CTC-169 color television chassis, manufactured by Thomson Conusmer Electronics, Inc., Indianapolis, Ind., includes certain ICs that are controlled via an IIC bus interface while other ICs require an IM bus interface. As a result, the control μC must provide control signals for each protocol. One approach is to provide serial bus terminals on the μC for each protocol. This approach requires five serial bus terminals to provide the five signals needed for both the IIC and IM protocols. However, ICs such as a control μC typically have a limited number of terminals that can be used for additional serial bus signals. In addition, adding serial I/O capability requires adding interface circuitry that may be difficult or impossible to incorporate into the IC design.
Another approach is to use the same bus lines and control μC terminals for all protocols. For example, if three terminals of the control μC are used to provide IM-format signals when controlling an IM-type IC, two of the same three terminals and signal paths are used during IIC communications to provide the IIC-format signals. Such a system is disclosed in U.S. Pat. No. 5,376,928 issued on Dec. 27, 1994 to William J. Testin, commonly assigned with the present application and incorporated herein by reference. As explained in U.S. Pat. No. 5,376,928, using one set of signal paths to provide signals for multiple protocols may result in bus conflicts and improper control of the ICs connected to the bus. Briefly, an integrated circuit (IC) dedicated to one protocol may misinterpret signals formatted under a different protocol. For example, the IIC bus standard specifies that a falling transition (logic 1 to logic 0) occurring on a data signal when a clock signal exhibits an inactive state (constant logic 1) indicates a "message start" condition. After a "message start" condition, IIC devices may respond to subsequent data on the bus. Signal waveforms that provide an IM bus format communication may inadvertently create the "message start" condition of the IIC protocol. As a result, an IIC device may respond to an IM format message causing two devices to communicate simultaneously on the bus. Corruption of any transmission that is in progress and incorrect system operation may result.
The system disclosed in U.S. Pat. No. 5,376,928 addresses the bus conflict problem by interchanging the function of the bus lines providing data and clock signals when a change of protocol is required. More specifically, Testin discloses one bus line that provides an IIC clock signal (signal SCL) during IIC operations and provides an IM data signal (signal DATA) during IM operations. Another bus line provides an IIC data signal (signal SDA) during IIC operations and provides an IM clock signal (signal CLOCK) during IM operations. A third bus line provides the ENABLE signal for IM bus operations.
The approach disclosed in U.S. Pat. No. 5,376,928 requires switches and switch control signals for changing the function of two bus lines. One switch couples signal SCL to a first bus line during IIC operations and couples signal DATA to the first bus line during IM operations. Another switch couples signal SDA to a second bus line during IIC operations and couples signal CLOCK to the second bus line during IM operations. Control signals must be generated to control each switch. Implementing switching features may require additional circuitry that involves undesirable added cost and/or complexity. For example, adding circuitry to an "off the shelf" control μC IC may be very costly.
The present invention resides, in part, in recognizing the described problems and, in part, in providing a multi-protocol data bus system that solves the problems. In accordance with an aspect of the invention, a system comprises a data bus including first, second and third signal paths, and a controller for generating clock and data signals according to first and second data bus protocols during respective first and second modes of operation of the system and for providing the clock and data signals on the first and third signal paths, respectively, during the first mode of operation, and on the second and third signal paths, respectively, during the second mode of operation.
The invention may be better understood by referring to the enclosed drawing in which:
FIG. 1 shows, in block diagram form, a system including an embodiment of the invention;
FIG. 2 shows waveforms illustrating two serial data bus protocols;
FIGS. 3 and 4 show waveforms illustrating operating modes of the system shown in FIG. 1; and
FIG. 5 shows, in block diagram form, another embodiment of the system shown in FIG. 1.
FIG. 1 shows an exemplary signal processing system, such as the CTC-169 color television chassis mentioned above, including control microcomputer (μC or controller) 100 coupled to devices 150 and 160 via signal paths labeled IDENT, CLOCK, DATA and SCL. Controller 100 may be an integrated circuit (IC) micro-controller such as the Motorola MC68HC05. Device 150 represents one or more devices that are controlled in response to IIC format signals generated by controller 100. Examples of device 150 are ICs such as a Microchip 24C02 EEPROM, a Motorola MC44802 tuning processor and a Philips 8444 digital-to-analog converter (DAC). Device 160 represents one or more devices controlled in response to IM format signals generated by controller 100. Examples of device 160 are ICs such as the Thomson 1A68109 Proscan® processor, Thomson 1A68106 stereo audio processor and a Thomson 1A68105 picture-in-picture (PIP) processor.
In accordance with principles of the present invention, the signal paths IDENT, CLOCK, DATA and SCL shown in FIG. 1 provide a multi-protocol serial data bus that permits controller 100 to control devices that respond to signals formatted according to either the IIC or IM serial data bus protocols. For IIC bus communications, controller 100 generates a clock signal and a data signal according to the IIC bus protocol on signal paths SCL and DATA, respectively. For IM bus communications, controller 100 generates a clock signal and a data signal according to the IM bus protocol on signal paths CLOCK and DATA, respectively, and generates an enable signal IDENT on the signal path of the same name.
The present invention may be better understood by referring to FIG. 2 which shows signal waveforms illustrating certain timing relationships of the signals that are required by each protocol. Specific timing requirements for IIC and IM bus communication are well known to those skilled in the art and are not described in detail here. The top portion of FIG. 2 shows timing relationships for IIC protocol communications. In particular, message "start" and "stop" conditions occur when a transition occurs on signal SDA (the data signal) while signal SCL (the clock signal) is idle (no communication in progress) at logic 1. Between message start and stop conditions, each clock pulse on signal SCL indicates occurrence of a bit of data on signal SDA. The receiving device uses the clock pulses to store the bits of data in a register. Eight bits, i.e., one byte, of address information begin each transmission to indicate the device to which the communication is directed. The address is followed by one or more bytes of data. Each byte of address or data is followed by an acknowledge bit ("ACK") that provides "handshaking" between the receiving device and the controller to ensure that the preceding byte was received.
The bottom portion of FIG. 2 shows the timing for IM protocol communications. An IM message start condition occurs at the first falling transition of signal CLOCK after signal IDENT changes from logic 1 to logic 0. After a start condition occurs, signal IDENT remains at logic 0 until one byte of address information has been transmitted. Then, signal IDENT returns to and remains at logic 1 while one or more bytes of data are transmitted. A pulse on signal IDENT while signal CLOCK is idle (at logic 1) indicates a message stop condition. As in the case of IIC communications, each pulse of signal clock between message start and stop conditions indicates a bit of valid address or data is present on the data signal path.
Waveforms in FIGS. 3 and 4 illustrate signals generated by controller 100 in FIG. 1 that provide both IIC and IM bus communications using the four signal paths shown in FIG. 1. FIG. 3 illustrates a first mode of operation of the system of FIG. 1 during which controller 100 communicates with IIC-type devices by producing IIC-format clock and data signals on signal paths SCL and DATA, respectively, in FIG. 1. Signal paths SCL and DATA are coupled to the SCL and SDA signal terminals, respectively, of IIC-type devices. As shown in FIG. 3, the timing relationship between signals SCL and DATA generated by controller 100 during an IIC communication provides start, address, data and stop conditions as required by the IIC protocol illustrated in FIG. 2.
FIG. 4 illustrates a second mode of operation of the system of FIG. 1 during which controller 100 communicates with IM-type devices by providing IM-format enable, clock and data signals on signal paths IDENT, CLOCK and DATA, respectively, in FIG. 1. These signals are coupled to correspondingly named terminals of IM-type devices. As can be seen in FIG. 4, the timing relationship between signals IDENT, CLOCK and DATA generated by controller 100 during an IM communication provides the start, address, data and stop conditions that are required by the IM protocol illustrated in FIG. 4.
For either protocol, controller 100 generates the address and data on signal DATA under by executing a software routine that implements a procedure known as "bit-banging". Bit-banging involves using software to manipulate the contents of a particular bit of an internal register of μC 100, e.g., the accumulator register. For example, the software may include instructions that perform logical operations on the data stored in the register. Each execution of the bit-bang software routine modifies the value stored in the register bit in a manner that produces one bit of the required serial bit pattern. Signal path DATA is coupled to the particular register bit via a bi-directional input-output (I/O) terminal of controller 100. The I/O terminal is "memory mapped", i.e., assigned an address in memory space, so that the "coupling" of the register bit to the I/O terminal is accomplished by "writing" the content of the register bit to the I/O terminal. A different sequence of software instructions is executed for each protocol because, for example, the software must produce 8 bits of data on signal DATA for each "word" of information in an IM transmission while 8 bits of data and an acknowledge bit, i.e., 9 bits of information, are required for each IIC word.
In addition to the signals generated by controller 100 under software control for each protocol, the system in FIG. 1 also includes a bias circuit comprising resistors R1 through R4 for establishing a predetermined signal level, e.g., one of two binary signal levels, on signal paths that are not being used. For example, during an IIC-format communication, signals IDENT and CLOCK are not used and are set to logic 1 (approximately the supply voltage V+) by bias (or pullup) resistors R2 and R3. To facilitate setting signals IDENT and CLOCK to logic 1, the output circuit within controller 100 that is coupled to signals IDENT and CLOCK may be implemented, for example, using a tri-state design that provides a high-impedance condition on signal paths IDENT and CLOCK during IIC communications.
Similarly, during an IM-format communication, signal SCL is unused and is maintained at a level of logic 0 (i.e., approximately ground) by resistor R4. As in the case of the output circuits of controller 100 for signals IDENT and CLOCK, the output circuit for signal SCL may be a tri-state design that provides a high-impedance condition on signal path SCL during IM communications.
The bias circuit also operates to establish predetermined signal levels on all four bus signal paths during an idle state, i.e., when no bus communications are in progress. Idle states before and after an IIC communication are illustrated in FIG. 3. During an idle state, resistors R1-R3 set signals IDENT, CLOCK and DATA to logic 1 while resistor R4 sets signal SCL to logic 0. Because the IIC protocol requires signal SCL to be at logic 1 for IIC start and stop conditions to occur (see FIG. 2), controller 100 sets signal SCL to logic 1 before and after an IIC communication as shown in FIG. 3.
By providing a multi-bus protocol system using only one data line (signal DATA), the system shown in FIG. 1 reduces the number of bus lines from five to four for a combined IIC and IM bus protocol system. Thus, the system reduces the number of terminals of controller 100 that are required for serial I/O and reduces the number of bus lines that must be wired throughout the system. In addition, because the function of signal DATA does not change, switching and control circuitry required for coupling different signal sources to signal line DATA are not necessary. Also, generating signal DATA under software control in all cases minimizes the amount of hardware required to implement the serial data bus interface.
While combining data signals for both protocols into one signal path reduces the number of bus lines, separate signal paths for each clock signal make it possible to establish signal levels on unused clock lines that will prevent false start conditions and false stop conditions. False start conditions and false stop conditions can cause corrupted data and incorrect system operation. For example, an EEPROM may be configured to execute a write operation, i.e., modify EEPROM data, when the EEPROM receives a certain sequence of data followed by a stop condition. Thus, a false stop condition can unintentionally modify EEPROM data and adversely affect system operation. The system shown in FIG. 1 prevents false start conditions and false stop conditions for IIC devices by setting signal SCL to logic 0 when idle. As can be seen in FIGS. 2 and 3, signal SCL must be at logic 1 for a start or stop condition to occur. Similarly, setting signal CLOCK to logic 1 when unused prevents false start conditions and false stop conditions for IM devices as is evident from FIGS. 2 and 4. As a result, separate clock lines improve system reliability.
Although the system shown in FIG. 1 avoids additional hardware for switching the function of bus lines and generating data, the invention is applicable to systems that include such features. For example, FIG. 5 shows a system including serial data bus signal paths that are the same as in FIG. 1. However, a controller 500 in FIG. 5 includes serial communications interface (SCI) 510, microprocessor 520 and tri-state multiplexer (MUX) 530. Hardware within SCI 510 generates signals for IM protocol communications. For example, gating circuits within SCI 510 generate signals IDENT and CLOCK, and signal IM DATA is generated directly at an output of shift register 512 in response to data shifted through shift register 512.
Signals for IIC communications are generated under software control by microprocessor 520 using bit-bang procedures as described above. Bit-bang processing is used rather than hardware such as shift register 512 because the IIC protocol requires 9 bits of information for each word (8 data bits and an acknowledge bit). If shift register 520 is an 8-bit shift register, generating 9 bits of data requires additional loading of the shift register that is undesirable. Signals for IIC communications could be generated by hardware if appropriate shift register hardware is available.
Also in FIG. 5, MUX 530 functions as a switch for coupling signal IM DATA from SCI 510 to signal path DATA during IM communications and for coupling signal SDA (IIC data) to signal path DATA for IIC communications. The switching function of MUX 530 is controlled by signal CTRL that is generated by microprocessor 520. A tri-state output feature of MUX 530 provides a high impedance state at the output of MUX 530 when the bi-directional terminal coupled to signal DATA operates as an input. Thus, the system in FIG. 5 retains the bus signal structure of FIG. 1 while utilizing additional hardware features to generate the bus signals.
Various modifications of the described embodiments will be apparent to one skilled in the art. For example, although the invention has been described in the context of television signal processing systems, the invention is applicable to any bus controlled system that involves multiple bus protocols. In addition, the invention is applicable to bus protocols other than the exemplary IIC and IM protocols that are discussed above. These and other modifications are intended to be within the scope of the following claims.
|Patente citada||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US4296403 *||29 Nov 1979||20 Oct 1981||Siemens Aktiengesellschaft||Method and circuit arrangement for switching and transmitting signals in, or from, a stored program controlled switching system|
|US4574377 *||18 Nov 1983||4 Mar 1986||Fujitsu Limited||Synchronization method and apparatus in redundant time-division-multiple-access communication equipment|
|US4792950 *||17 Jun 1987||20 Dic 1988||Ford Motor Company||Multiplex wiring system|
|US4827471 *||11 Sep 1987||2 May 1989||Siemens Aktiengesellschaft||Method for bus access for data transmission through a multiprocessor bus|
|US4868812 *||11 May 1988||19 Sep 1989||U.S. Philips Corporation||Shared lines equipment, especially for B-ISDN switching system|
|US4910509 *||17 Mar 1988||20 Mar 1990||Zenith Electronics Corporation||Bus expander for digital TV receiver|
|US5146453 *||21 Sep 1989||8 Sep 1992||Siemens Aktiengesellschaft||Circuit configuration for clock-controlled time division multiplex telecommunications switching installations|
|US5355391 *||6 Mar 1992||11 Oct 1994||Rambus, Inc.||High speed bus system|
|US5376928 *||18 Sep 1992||27 Dic 1994||Thomson Consumer Electronics, Inc.||Exchanging data and clock lines on multiple format data buses|
|US5452330 *||6 Jul 1992||19 Sep 1995||Digital Equipment Corporation||Bus-oriented switching system for asynchronous transfer mode|
|EP0258872A2 *||1 Sep 1987||9 Mar 1988||Nec Corporation||Serial data transfer system|
|EP0288713A2 *||15 Mar 1988||2 Nov 1988||International Business Machines Corporation||Concurrent multi-protocol I/O controller|
|EP0504086A1 *||11 Feb 1992||16 Sep 1992||International Business Machines Corporation||A three wire half duplex asynchronous communication architecture|
|EP0588191A1 *||4 Sep 1993||23 Mar 1994||Thomson Consumer Electronics, Inc.||Exchanging data and clock lines on multiple format data buses|
|EP0598510A2 *||28 Oct 1993||25 May 1994||Canon Kabushiki Kaisha||Method and apparatus for adaptively determining the format of data packets carried on a local area network|
|WO1985003147A1 *||13 Ene 1984||18 Jul 1985||Term-Tronics Incorporated||Generic communications terminal|
|1||Intermetall Semiconductors ITT, "Digit 2000 VLSI Digital TV System" p. 17 (1983) month unknown.|
|2||*||Intermetall Semiconductors ITT, Digit 2000 VLSI Digital TV System p. 17 (1983) month unknown.|
|3||Philips, "I2C Bus In Consumer Applications" pp. 1-8 (1983) month unknown.|
|4||*||Philips, I2C Bus In Consumer Applications pp. 1 8 (1983) month unknown.|
|Patente citante||Fecha de presentación||Fecha de publicación||Solicitante||Título|
|US6157656 *||25 Mar 1997||5 Dic 2000||Net Insight Ab||Method and arrangement for dynamic signalling|
|US6253268||15 Ene 1999||26 Jun 2001||Telefonaktiebolaget L M Ericsson (Publ)||Method and system for multiplexing a second interface on an I2C interface|
|US6421752 *||4 May 1999||16 Jul 2002||Koninklijke Philips Electronics N.V.||Electronic apparatus|
|US6483553 *||14 May 1999||19 Nov 2002||Lg Electronics Inc.||TV receiver for digital/analog combined use|
|US7089338 *||17 Jul 2002||8 Ago 2006||Cypress Semiconductor Corp.||Method and apparatus for interrupt signaling in a communication network|
|US7543092||28 Ene 2004||2 Jun 2009||Thomson Licensing||Signal processing system for reducing power consumption|
|US7639242 *||20 Sep 2005||29 Dic 2009||Panasonic Corporation||Driving circuit of display device, display device and driving control method of display device|
|US8667204 *||24 Ene 2011||4 Mar 2014||Rpx Corporation||Method to differentiate identical devices on a two-wire interface|
|US8750324||11 Sep 2009||10 Jun 2014||Qualcomm Incorporated||Single wire bus interface|
|US9537899 *||29 Feb 2012||3 Ene 2017||Microsoft Technology Licensing, Llc||Dynamic selection of security protocol|
|US9645958 *||22 Jun 2011||9 May 2017||Robert Bosch Gmbh||Method and device for transmitting data having a variable bit length|
|US20060031618 *||20 May 2004||9 Feb 2006||Hansquine David W||Single wire and three wire bus interoperability|
|US20060061522 *||20 Sep 2005||23 Mar 2006||Pioneer Corporation||Driving circuit of display device, display device and driving control method of display device|
|US20100064074 *||11 Sep 2009||11 Mar 2010||Qualcomm Incorporated||Single wire bus interface|
|US20120191889 *||24 Ene 2011||26 Jul 2012||Digital Imaging Systems Gmbh||Method to differentiate identical devices on a two-wire interface|
|US20130058444 *||6 Sep 2011||7 Mar 2013||Cisco Technology, Inc.||Fault Tolerant Communications Over a Two-Wire Interface|
|US20130166800 *||22 Jun 2011||27 Jun 2013||Carsten Bosse||Method and device for transmitting data having a variable bit length|
|US20130227272 *||29 Feb 2012||29 Ago 2013||Microsoft Corporation||Dynamic Selection of Security Protocol|
|US20140244890 *||26 Feb 2014||28 Ago 2014||Samsung Electronics Co., Ltd.||Cable, user apparatus connected with cable, and operating method thereof|
|EP1445705A1 *||4 Feb 2003||11 Ago 2004||Thomson Licensing S.A.||Signal processing system|
|WO2000042740A1 *||13 Dic 1999||20 Jul 2000||Telefonaktiebolaget Lm Ericsson (Publ)||Interface interlace|
|WO2004070615A1 *||28 Ene 2004||19 Ago 2004||Thomson Licensing S.A.||Signal processing system|
|Clasificación de EE.UU.||340/4.2, 340/2.8, 370/438, 370/395.5, 370/395.62|
|Clasificación internacional||G06F13/38, G06F13/42|
|Clasificación cooperativa||G06F13/4291, G06F13/387|
|Clasificación europea||G06F13/38A4, G06F13/42S4|
|12 Jun 1995||AS||Assignment|
Owner name: THOMSON CONSUMER ELECTRONICS, INC., INDIANA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:EDDE, GABRIEL A.;LANDIS, MICHAEL D.;REEL/FRAME:007583/0146
Effective date: 19950526
|6 May 2002||FPAY||Fee payment|
Year of fee payment: 4
|1 May 2006||FPAY||Fee payment|
Year of fee payment: 8
|6 May 2010||FPAY||Fee payment|
Year of fee payment: 12