US5881177A - Quantizer for video signal encoding system - Google Patents
Quantizer for video signal encoding system Download PDFInfo
- Publication number
- US5881177A US5881177A US08/854,945 US85494597A US5881177A US 5881177 A US5881177 A US 5881177A US 85494597 A US85494597 A US 85494597A US 5881177 A US5881177 A US 5881177A
- Authority
- US
- United States
- Prior art keywords
- quantization matrix
- ram
- sub
- read
- read address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
- H04N19/124—Quantisation
- H04N19/126—Details of normalisation or weighting functions, e.g. normalisation matrices or variable uniform quantisers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/60—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
- H04N19/61—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
- H04N19/102—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
- H04N19/124—Quantisation
Definitions
- the present invention relates to a quantizer and more particularly to a quantizer for quantizing scanned Discrete Cosine Transform (DCT) coefficients in a video signal encoding system.
- DCT Discrete Cosine Transform
- FIG. 1 shows a block diagram of a conventional MPEG-2 video encoder comprising a frame memory, a subtracter (SUB), a Discrete Cosine Transform unit (DCT unit), a quantizer (Q), a scanning unit, a Variable Length Coding unit (VLC unit), an inverse quantizer (IQ), an Inverse Discrete Cosine Transform unit (IDCT unit), an adder (ADD), and a motion compensator (MC).
- a subtracter SUB
- DCT unit Discrete Cosine Transform unit
- Q quantizer
- VLC unit Variable Length Coding unit
- IQ inverse quantizer
- IDCT unit Inverse Discrete Cosine Transform unit
- ADD adder
- MC motion compensator
- a differential video signal between a current video signal from the frame memory and a previous video signal motion-compensated in the motion compensator is calculated in the subtracter, and outputted to the DCT unit.
- the differential video signal is converted into DCT coefficients.
- the DCT coefficients are quantized in the quantizer, and the quantized DCT coefficients are outputted to the scanning unit and the inverse quantizer.
- the scanning unit the quantized two-dimension DCT coefficient series are converted into one-dimension coefficient series, and are outputted to the VLC unit or a Run Length Coding unit (RLC unit) for generating a final coded bit-stream.
- RLC unit Run Length Coding unit
- the scanning is performed after the video data have been quantized.
- the scanning is performed prior to quantization of the video signals.
- FIG. 2 shows a differential circuit except a motion compensator of a video encoder in which the scanning is performed prior to quantization.
- the video encoder comprises a orthogonal transform unit, a scanning unit, a quantizer, and a coding unit.
- the orthogonal transform unit input video signals are converted by DCT.
- the scanning unit the converted two dimension DCT coefficients are converted into one dimension coefficient series to be quantized.
- the quantized one-dimension coefficient series are coded by a VLC or a RLC to generate a coded bit-stream.
- the video encoder similar to the above is disclosed in U.S. Pat. No. 5,369,439.
- the DCT coefficients are converted to the one dimension coefficient series by a zigzag scanning.
- An alternate scanning, as shown in FIG. 3B, or the zigzag scanning may be used selectively in picture units in the MPEG-2 video encoder. This alternate scanning can also be efficiently used in an interlaced scanning screen.
- the quantizer when the scanning is performed before quantization, the quantizer must provide quantization matrixes corresponding to the zigzag and alternate scanning manner of the scanning unit.
- the quantization is of adaptive quantization, since a weighted value is changed according to a spatial frequency. Accordingly, a matrix for quantizing an intra block (intra quantization matrix) and a matrix for quantizing, an inter block (inter quantization matrix) are required according to the coding mode.
- intra quantization matrix intra quantization matrix
- inter quantization matrix an inter block
- the order of quantization matrix should correspond with the order of input video data affected by the scanning manner.
- input video data couples should match quantization matrix couples when processing two pixels by 16 bits for a fast video coding in the quantizer.
- the present invention provides a quantizer for quantizing scanned DCT comprising:
- a memory having a first bank, which is constructed with a plurality of areas for storing an inter quantization matrix; and a second bank, which is constructed with a plurality of areas for storing an intra quantization matrix;
- a memory control unit for generating a write address for writing the inter quantization matrix and the intra quantization matrix in the memory in a zigzag order, and a read address for reading corresponding quantization matrix from the memory in accordance with the scanned manner of the DCT coefficients, and controlling a write/read process for the inter quantization matrix and the intra quantization matrix in the memory according to the write address and the read address;
- an arithmetic controller for obtaining and outputting a reciprocal value of corresponding quantization matrix from the memory control unit and a reciprocal value of a quantization scale supplied externally;
- an arithmetic unit for quantizing the scanned DCT coefficients by using the quantization scale value and the quantization matrix value from the arithmetic controller.
- FIG. 1 is a block diagram illustrating an embodiment of the conventional video encoder
- FIG. 2 is a block diagram illustrating an another embodiment of the conventional video encoder
- FIG. 3A to 3B are views illustrating a zigzag scanned and an alternate scanned DCT coefficients
- FIG. 4 is a block diagram illustrating a quantizer in accordance with the present invention.
- FIG. 5 is a detailed block diagram illustrating a RAM and a RAM controller in accordance with a first preferred embodiment of the present invention.
- FIG. 6 is a detailed block diagram illustrating a RAM and a RAM controller in accordance with a second preferred embodiment of the present invention.
- FIG. 4 shows a block diagram of a quantizer in accordance with the present invention.
- the quantizer comprises a memory, namely a RAM 42 for storing an inter quantization matrix and an intra quantization matrix; a RAM controller 44 for generating a write address of a zigzag order and a read address in accordance with a scanned manner of DCT coefficients, and for controlling a read/write process of the quantization matrix from the RAM 42 according to the read/write address; an arithmetic controller 46 for obtaining and outputting a reciprocal value of a quantization scale and a reciprocal value of corresponding quantization matrix from the RAM 42; and an arithmetic unit 48 for quantizing the scanned DCT coefficients by using the quantization scale value and the quantization matrix value from the arithmetic controller 46.
- FIG. 5 shows a detailed block diagram of a RAM 42 and a RAM controller 44 in accordance with the first preferred embodiment.
- the RAM 42 comprises a first bank BANK1 for storing the inter quantization matrix and a second bank BANK2 for storing the intra quantization matrix.
- the first bank BANK1 comprises a first sub-RAM BANK1A and a second sub-RAM bank BANK1B for storing the same inter quantization matrix.
- the second bank BANK2 comprises a third sub-RAM BANK2A and a fourth sub-RAM BANK2B for storing the same intra quantization matrix.
- the first sub-RAM to fourth sub-RAM BANK1A, BANK1B, BANK2A, BANK2B are 16 bits ⁇ 32 words in their size.
- the RAM controller 44 comprises a write address generator, a first counter 50, for generating a write address to store the inter quantization matrix and the intra quantization matrix into the RAM 42; a read address generator comprising a second counter 51, a programmable logic array (PLA) 52, and a first multiplexer 53, for generating a read address to read a corresponding quantization matrix from the RAM 42 in accordance with the scanned manner of the DCT coefficients; a data combiner comprising a second multiplexer 54 and a packing unit 55, for combining the quantization matrix from the RAM 42 to form 16 bit data according to a coding mode or the scanning order.
- PDA programmable logic array
- Input/output signals into/from each block need to be defined and elaborated prior to describing each operation of the above quantizer.
- identifier ID represents a quantization matrix (namely, inter quantization matrix or intra quantization matrix) and CD represents succeeding quantization matrix data.
- FLAG -- ID indicates that the current input ID -- CD is valid. For example, ID -- CD is read and the succeeding quantization matrix data CD is read in two pixel units, namely 16 bit if FLAG -- ID is a "high” logic level.
- mbs indicates a macro block start.
- QUANT -- SCALE -- CODE and "QUANT -- SCALE -- TYPE” are signals for indicating a quantization scale in MPEG-2.
- DC -- PREC indicates a size (accuracy) of DC coefficient of an intra block defined in MPEG-2; for example, the DC coefficient is represented to 8 bit if it is 0 and the coefficient is represented to 11 bit if it is 3.
- DATA -- EVEN and "DATA -- ODD” indicate even and odd data of two pixel units converted by the DCT, respectively.
- QUANT -- EVEN and "QUANT -- ODD” are quantized output data of the input even and the odd data in two pixel units.
- the inter quantization matrix data are stored in the first and the second sub-RAM BANK1A, BANK1B of the first bank BANK1 of the RAM 42 in 16 bit units.
- the intra quantization matrix data are stored in the third and the fourth sub-RAM BANK2A, BANK2B of the second bank BANK2 of the RAM 42 in 16 bit units.
- the same inter quantization matrix data are stored in 16 bit units in 32 areas that are indicated by a write address WADD0.
- the same intra quantization matrix data are stored in 16 bit units in the 32 areas, which is indicated by a write address WADD0.
- the inter and the intra quantization matrix data are supplied from a system control unit (not shown), and they may be an user defined matrix or a default matrix defined in MPEG-2.
- the RAM controller 44 is operated by a system clock CLK and a reset signal RST.
- the quantization matrix inputted through ID -- CD is stored in an corresponding bank of the RAM 42 according to the write address WADD0.
- the quantization matrix in the RAM 42 is read by the read address RADD0 when the DCT coefficients are scanned in the zigzag order, whereas it is read by read addresses RADD1, RADD2 when the DCT coefficients are scanned in the alternate order.
- the read quantization matrix is outputted to the arithmetic controller 46.
- ID -- CD is analyzed to identify the quantization matrix when FLAG -- ID is a "high" logic level, and analyzed input quantization matrix is stored in corresponding sub-RAMs of banks of the RAM 42 according to the write address WADD0. Additionally, the quantization matrixes stored in the sub-RAMs are synchronized by the macro block start signal and they are read and outputted to the arithmetic controller 46 according to the read address RADD0 and the read addresses RADD1, RADD2 which correspond to the scanning manner. Each sub-RAM has a control signal for reading and writing (not shown), and a control signal for enabling an output (not shown). The control signals are supplied when the corresponding sub-RAM is selected by the RAM controller 44.
- the first counter 50 (5 bits counter) counts 00 H to 3F H according to a clock signal CLK after clearing a count value by reset signal RST.
- 32 write addresses WADD0 are generated to store the quantization matrix data from the system control unit (not shown) in the first and second sub-RAMs BANK1A, BANK1B, and the third and the fourth sub-RAMs BANK2A, BANK2B in 16 bit units. Examples of the write address WADD0 is represented in the following table 1.
- the above table 1 shows when the inter quantization matrix is stored in the first and the second sub-RAM BANK1A, BANK1B.
- the matrix data couple (00, 01) are stored in the area ⁇ 00 ⁇ indicated by the read address WADD0 when the count value is 00 16 .
- the matrix data couple (02, 03) are stored in the area 01 indicated by read address WADD0 when the count value is 01 16 .
- each inter quantization matrix couple is stored sequentially in the zigzag order, as shown in FIG. 3A, in the areas 00 16 1F 16 indicated by the write address.
- each intra quantization matrix couple is stored sequentially in the zigzag order in the areas 00 16 -1F 16 of the third and the fourth sub-RAM BANK2A, BANK2B.
- the second counter 51 (5 bit counter) counts 00 H to 1F H according to the clock signal CLK after clearing the count value by the reset signal RST. After clearing, a rising edge of the macro block start signal mbs is detected in the second counter 51 and 32 count values are outputted to a PLA 52 and a packing unit 55.
- the read address RADD0 is generated according to the zigzag scanning of the DCT coefficients and the count value of the second counter 51.
- the read addresses RADD1, RADD2 are also generated according to the alternate scanning of the DCT coefficients and the count value of the second counter 51.
- the above table 2 shows examples of the inter quantization matrix read from the first and the second sub-RAMs BANK1A, BANK1B.
- the matrix data couple (00, 01) stored in the area ⁇ 00 ⁇ are read by the read address RADD0 when the count value is 00 16 .
- the matrix data couple (02, 03) stored in the area ⁇ 01 ⁇ are by the read address RADD0 when the count value is 01 16 .
- each matrix data couples stored in the areas 00 16 1F 16 indicated by the read address RADD0 are read sequentially in the zigzag order as shown in FIG. 3A.
- each intra quantization matrix data couples stored in the areas 00 16 1F 16 of the third and fourth sub-RAMs BANK2A, BANK2B are read sequentially in the zigzag order.
- the write address WADD0 correspond with the read address RADD0 when the DCT coefficients are scanned in the zigzag.
- the above table 3 shows the inter quantization matrix read from the first and the second sub-RAMs BANK1A, BANK1B.
- the count value is 00 16
- the matrix data couple (00, 01) stored in the area ⁇ 00 ⁇ are read by the read address RADD1 in the first sub-RAM BANK1A
- the matrix data couple (02, 03) stored in the area ⁇ 01 ⁇ are read by the read address RADD2 in the second sub-RAM BANK1B.
- the matrix data couple (02, 03) stored in the area ⁇ 01 ⁇ are read by the read address RADD1 in the first sub-RAM BANK1A, and the matrix data couple (08, 09) stored in the area ⁇ 04 ⁇ are read by the read address RADD2 in the second sub-RAM BANK1B.
- matrix data couples that are stored in the areas of the first and the second sub-RAM BANK1A, BANK1B indicated by each read address RADD1, RADD2 are read in the same order as shown in FIG. 3B according to the count values 00 16 -1F 16 of the second counter 51.
- matrix data couples that are stored in the areas of the third and the fourth sub-RAM BANK2A, BANK2B indicated by each read address RADD1, RADD2, are read in the same order as shown in FIG. 3B according to the count values 00 16 -1F 16 of the second counter 51.
- the read address of the zigzag order RADD0 or the read address of the alternate order RADD1, RADD2 from the PLA 52 is outputted selectively to the RAM 42 according to a scanning manner discriminating signal ZZ/ALTER from the system control unit (not shown).
- the read address RADD0 of zigzag order as shown in the table 2, from the PLA 52 is selected by the first multiplexer 53 when the DCT coefficients are scanned in the zigzag manner.
- the selected read address RADD0 is supplied to the corresponding bank in the RAM 42.
- the read address RADD1, RADD2 of alternate order, as shown in table 3, from PLA 52 are selected by the first multiplexer 53 when the DCT coefficients are scanned in the alternate manner.
- the selected read address RADD1, RADD2 are supplied to the corresponding bank in the RAM 42.
- the output data DATA1A, DATA1B of the first and the second sub-RAMs BANK1A, BANK1B are selected for the inter mode coding, whereas the output data DATA2A, DATA2B of the third and the fourth sub-RAMs BANK2A, BANK2B are selected for the intra mode coding.
- the packing unit 55 In the packing unit 55, upper and lower bits of two couples of 16 bit matrix data are combined selectively as 16 bit matrix couple data.
- the packed 16 bit matrix couple data are synchronized with the count value of the second counter 51 and they are outputted to the arithmetic controller 46.
- the following table 4 shows examples of data combination when the coding mode of the DCT coefficients is the inter coding and the scanning manner is the zigzag scanning.
- the following table 5 shows examples when the coding mode of the DCT coefficients is the inter coding and the scanning manner is the alternate scanning.
- the arithmetic controller 46 is operated according to the system clock CLK and the reset signal RST.
- the quantization matrix from the RAM controller 44 is inputted in the arithmetic controller 46 and its reciprocal value is calculated.
- the quantization type QUANT -- SCALE -- TYPE and the quantization code QUANT -- SCALE -- CODE signal from the system control unit are inputted from the RAM controller 44 to the arithmetic controller 46.
- a quantization scale value is obtained by calculating the quantization type QUANT -- SCALE -- TYPE and the quantization code QUANT -- SCALE -- CODE. Therefrom, a reciprocal number of the quantization scale value is obtained.
- a DC value is obtained by a DC -- PREC value from the system control unit (not shown).
- a reciprocal number of the DC value is obtained therefrom.
- the quantization matrix value, the quantization scale value, and the DC value containing the reciprocal number, respectively from the arithmetic controller 46 are outputted to the arithmetic unit 48. Furthermore, for the 16 bit matrix couple data, its reciprocal number is obtained in 8 bit units.
- DCT coefficients of 2 pixels DATA -- EVEN, DATA -- ODD are multiplied by the reciprocal number of the quantization scale value from the arithmetic controller 46.
- the calculated value is multiplied by the reciprocal number of the quantization matrix value and a round processing for the value is performed.
- the quantized data of 2 pixels QUANT -- EVEN, QUANT -- ODD are outputted therefrom.
- the calculation in the arithmetic unit 48 is performed by a pipe line manner. Hence, a processing speed can be improved.
- the input order of the DCT coefficients and the order of the quantization matrix can be matched to each other according to the scanning manner when quantizing.
- the same inter quantization matrix is stored in two sub-RAMs and the same intra quantization matrix is stored in two sub-RAMs, respectively in order of the zigzag scanning manner, thus corresponding quantization matrix is read from a memory without data collision, according to the read address based on the scanned manner of DCT coefficients.
- FIG. 6 shows a detailed block diagram of a RAM 42 and a RAM controller 44 in accordance with a second preferred embodiment.
- the RAM 42 comprises a first bank BANK1 for storing the inter quantization matrix and a second bank BANK2 for storing the intra quantization matrix.
- the first bank BANK1 comprises a first sub-RAM and a second sub-RAM BANK1A, BANK1B having 8 bits ⁇ 22 words, and a third sub-RAM BANK1C having 8 bits ⁇ 20 words.
- the second bank BANK2 comprises a fourth sub-RAM BANK2A and a fifth sub-RAM BANK2B having 8 bits ⁇ 22 words, and a sixth sub-RAM BANK2C having 8 bits ⁇ 20 words.
- the RAM controller 44 comprises a write address generator, a first counter 60 and a first PLA 61, for generating a write address to store the inter quantization matrix and the intra quantization matrix into the RAM 42; a data divider 62 for dividing matrix data of ID -- CD into a corresponding sub-RAM of each bank; a read address generator, a second counter 63, a second PLA 64, a third PLA 65, and a first multiplexer 66, for generating a read address to read a corresponding quantization matrix from the RAM 42 according to a scanning manner for DCT coefficients; a data combiner, a second multiplexer 67 and a packing unit 68, for combining the matrix data from the RAM 42 in 16 bits according to a coding mode or the scanning order.
- FIGS. 4 and FIG. 6 will be referred to describe a second embodiment of the present invention in detail. As input/output signals to each block are the same as discussed in the first preferred embodiment, they will be omitted from the following elaboration.
- first bank BANK1 of the RAM 42 64 inter quantization matrix data are divided and stored in 8 bit units in 22 areas of the first sub-RAM BANK1A, 22 areas of the second sub-RAM BANK1B, 20 areas of the third sub-RAM BANK1C, respectively.
- Each area of the first to the third sub-RAMs BANK1A, BANK1B, BANK1C is indicated by the write addresses WADD1, WADD2, WADD3, respectively.
- 64 intra quantization matrix data are divided and stored in 8 bit units in 22 areas of the fourth sub-RAM BANK2A, 22 areas of the fifth sub-RAM BANK2B, 20 areas of the sixth sub-RAM BANK2C, respectively.
- Each area of the fourth to the sixth sub-RAMs BANK2A, BANK2B, BANK2C is indicated by the write addresses WADD1, WADD2, WADD3, respectively.
- the inter and the intra quantization matrix are supplied from the system control unit (not shown), and they may be an user defined matrix or a default matrix defined by MPEG-2.
- the RAM controller 44 is operated by a system clock CLK and a reset signal RST such that the quantization matrixes of ID -- CD are stored in corresponding banks of the RAM 42 according to the write addresses WADD1, WADD2, WADD3. Additionally, the quantization matrixes in the RAM 42 are read by read addresses RADD1, RADD2, RADD3 according to the scanning manner of the DCT coefficients and they are outputted to the arithmetic controller 46. Namely, in the RAM controller 44, ID -- CD is analyzed to identify the quantization matrix type when FLAG -- ID is a "high" logic level. The analyzed input quantization matrix is stored in a corresponding sub-RAM of each bank of the RAM 42.
- each sub-RAM of the banks are read and outputted to the arithmetic controller 46.
- Each sub-RAM has a control signal for reading and writing (not shown), and a control signal for enabling an output (not shown). The control signals are supplied when the corresponding sub-RAM is selected by the RAM controller 44.
- the first counter 60 (5 bits counter) counts 00 H to 1F H according to a clock signal CLK after clearing a count value by reset signal RST.
- ID -- CD are analyzed to identify the inter/intra quantization matrix when FLAG -- ID is a "high" logic level. 32 count values are outputted to the first PLA 61 and the data divider 62 once ID is identified.
- the writ addresses WADD1, WADD2, WADD3 are generated to store the quantization matrix from the system control unit (not shown) in 8 bit units in the first to the third sub-RAM BANK1A, BANK1B, BANK3, or the fourth to the sixth sub-RAM BANK2A, BANK2B, BANK2C according to the count value from the first counter 60.
- the first PLA 61 also generates the read addresses RADD1, RADD2, RADD3 when the DCT coefficients are scanned in the zigzag order.
- the following table 6 illustrates the write addresses WADD1, WADD2, WADD3.
- 16 bit quantization matrix data of the zigzag order as shown in FIG. 3A are divided to store in two of 3 sub-RAMs in 8 bit units according to the count value from the first counter 60.
- the 16 bit quantization matrix data are divided to store in the first to the third sub-RAMs BANK1A, BANK1B, BANK1C.
- the 16 bit quantization matrix data are divided to store in the fourth to the sixth sub-RAMs BANK2A, BANK2B, BANK2C.
- the following table 7 illustrates the data division.
- the above tables 6 and 7 shows the inter quantization matrix stored in the first to the third sub-RAMs BANK1A, BANK1B, BANK1C.
- the matrix data (00) are stored in the area of the write address WADD1 ⁇ 00 ⁇ of the first sub-RAM BANK1A and the matrix data (01) are stored in the area of the write address WADD2 ⁇ 01 ⁇ of the second sub-RAM BANK1B.
- the matrix data (03) are stored in the area of the write address WADD2 ⁇ 01 ⁇ of the second sub-RAM BANK1B and the matrix data (02) are stored in the area of the write address WADD3 ⁇ 00 ⁇ of the third sub-RAM BANK1C.
- the inter quantization matrix data of the zigzag order in 16 bit units are stored in two sub-RAMs of the first to the third sub-RAMs as shown in table 7 in 8 bit units according to the write addresses WADD1, WADD2, WADD3.
- the intra quantization matrix data of the zigzag order in 16 bit units as in FIG.
- the sub-RAM for allocating the address in the table 6 correspond to the sub-RAM for dividing the data in the table 7 when the count value is the same.
- the second counter 63 (5 bit counter) counts 00 H to 1F H according to the clock signal CLK after clearing the count signal by the reset signal RST.
- the 32 count values are outputted to the second PLA 64, the third PLA 65, and the packing unit 68 after detecting a rising edge of macro block signal mbs.
- the read addresses RADD1, RADD2, RADD3 are generated to read the corresponding quantization matrix from the RAM 42 when the DCT coefficients are scanned in the zigzag order.
- the second PLA 64 has the same construction as the first PLA 61.
- the read addresses RADD1, RADD2, RADD3 like in the following table 8 are generated in the second PLA 64 according to the count value from the second counter 63.
- the read addresses RADD1, RADD2, RADD3 are generated to read the corresponding quantization matrix from the RAM 42 when the DCT coefficients are scanned in the alternate order.
- the read addresses RADD1, RADD2, RADD3 like the following table 9 are generated in the third PLA 65 according to the count value from the second counter 63.
- the above table 9 shows the inter quantization matrix data read from the first to the third sub-RAMs BANK1A, BANK1B, BANK1C.
- the read address RADD1 is generated to read the data (00) stored in the write address ⁇ 00 ⁇ from the first sub-RAM BANK1A
- the read address RADD3 is generated to read the data (02) stored the write address ⁇ 00 ⁇ from the third sub-RAM BANK1C.
- the read address RADD2 is generated to read the data (03) stored in the write address ⁇ 01 ⁇ from the second sub-RAM BANK1B
- the read address RADD3 is generated to read the data (09) stored in the write address ⁇ 02 ⁇ from the third sub-RAM BANK1C.
- the matrix data which are stored in the areas of the first to the third sub-RAMs BANK1A, BANK1B, BANK1C indicated respectively by the read addresses RADD1, RADD2, RADD3, are read in the order shown in FIG. 3B according to the count values 00 16 -1F 16 .
- the matrix data which are stored in the areas of the fourth to the sixth sub-RAMs BANK2A, BANK2B, BANK2C indicated respectively by the read addresses RADD1, RADD2, RADD3, are read in the order shown in FIG. 3B according to the count values 00 16 -1F 16 .
- the read address from the third PLA 65 is not sequential for reading the matrix data of the zigzag order in 3 sub-RAMs in the alternate order.
- a matrix data is distributed and stored in two of 3 sub-RAMs by write address generated in the first PLA 61 such that the data collision phenomenon does not occur when a couple of matrix data are read by the read address generated in the third PLA 65 according to a scanning manner.
- the read addresses RADD1, RADD2, RADD3 of the zigzag order, or the read addresses RADD1, RADD2, RADD3 of the alternate order are outputted selectively to the RAM 42 according to the scanned manner discriminating signal ZZ/ALTER from the system control unit (not shown).
- the read addresses RADD1, RADD2, RADD3 of the zigzag order from the second PLA 64 like the table 8 are supplied selectively to the corresponding bank of the RAM 42 when the DCT coefficients are scanned in the zigzag manner.
- the read addresses RADD1, RADD2, RADD3 of the alternate order from the third PLA 65 like the table 9 are supplied selectively to the corresponding bank of the RAM 42 when the DCT coefficients are scanned in the alternating manner.
- the output data DATA1A, DATA1B, DATA1C of the first to the third sub-RAMs BANK1A, BANK1B, BANK1C are outputted selectively for the inter coding mode
- the output data DATA2A, DATA2B, DATA2C of the fourth to the sixth sub-RAMs BANK2A, BANK2B, BANK2C are outputted selectively for the intra coding mode.
- the packing unit 68 two couples of 8 bit matrix data from the second multiplexer 67 are combined as 16 bit matrix couple data.
- the data are synchronized to the count value of the second counter 63 and they are outputted to the arithmetic controller 46.
- the following table 10 shows the case that the coding mode of the DCT coefficients is the inter coding and its scanning manner is of zigzag scanning.
- the following table 11 shows the case that the coding mode of the DCT coefficients is the inter coding and its scanning manner is of alternate scanning.
- 32 quantization matrix data of 16 bits unit are distributed and stored in two of 3 sub-rams in order of the zigzag scanning manner in unit of 8 bits, thus corresponding quantization matrix is read from a memory without data collision, according to the read address based on the scanned manner of DCT coefficients.
Abstract
Description
TABLE 1 ______________________________________ Write Address count value of the first counter (50) WADD0 address (data) ______________________________________ 00 00 (00, 01) 01 01 (02, 03) 02 02 (04, 05) 03 03 (06, 07) 04 04 (08, 09) 05 05 (0A, 0B) 06 06 (0C, 0D) 07 07 (0E, 0F) 08 08 (10, 11) 09 09 (12, 13) 0A 0A (14, 15) 0B 0B (16, 17) 0C 0C (18, 19) 0D 0D (1A, 1B)0E 0E (1C, 1D) 0F 0F (1B, 1F) 10 10 (20, 21) 11 11 (22, 23) 12 12 (24, 25) 13 13 (26, 27) 14 14 (28, 29) 15 15 (2A, 2B) 16 16 (2C, 2D) 17 17 (2E, 2F) 18 18 (30, 31) 19 19 (32, 33)1A 1A (34, 35)1B 1B (36, 37)1C 1C (38, 39) 1D 1D (3A, 3B) 1E 1E (3C, 3D) 1F 1F (3E, 3F) ______________________________________
TABLE 2 ______________________________________ Read Addresses (Zigzag Scanning) count value of the second counter (51) RADD0 address (data) ______________________________________ 00 00 (00, 01) 01 01 (02, 03) 02 02 (04, 05) 03 03 (06, 07) 04 04 (08, 09) 05 05 (0A, 0B) 06 06 (0C, 0D) 07 07 (0E, 0F) 08 08 (10, 11) 09 09 (12, 13) 0A 0A (14, 15) 0B 0B (16, 17) 0C 0C (18, 19) 0D 0D (1A, 1B)0E 0E (1C, 1D) 0F 0F (1E, 1F) 10 10 (20, 21) 11 11 (22, 23) 12 12 (24, 25) 13 13 (26, 27) 14 14 (28, 29) 15 15 (2A, 2B) 16 16 (2C, 2D) 17 17 (2E, 2F) 18 18 (30, 31) 19 19 (32, 33)1A 1A (34, 35)1B 1B (36, 37)1C 1C (38, 39) 1D 1D (3A, 3B) 1E 1E (3C, 3D) 1F 1F (3E, 3F) ______________________________________
TABLE 3 ______________________________________ Read Address (Alternate Scanning) count value of the second RADD1 RADD2 counter (51) address (data) address (data) ______________________________________ 00 00 (00, 01) 01 (02, 03) 01 01 (02, 03) 04 (08, 09) 02 02 (04, 05) 00 (00, 01) 03 03 (06, 07) 02 (04, 05) 04 04 (08, 09) 05 (0A, 0B) 05 05 (0A, 0B) 0A (14, 15) 06 0A (14, 15) 11 (22, 23) 07 11 (22, 23) 12 (24, 25) 08 0B (16, 17) 09 (12, 13) 09 09 (12, 13) 06 (0C, 0D) 0A 06 (0C, 0D) 03 (06, 07) 0B 07 (0E, 0F) 08 (10, 11) 0C 08 (10, 11) 0C (18, 19) 0D 10 (20, 21) 0B (16, 17) 0E 12 (24, 25) 18 (30, 31) 0F 13 (26, 27) 10 (20, 21) 10 18 (30, 31) 17 (2E, 2F) 11 0C (18, 19) 0F (1E, 1F) 12 0D (1A, 1B) 07 (0E, 0F) 13 0E (1C, 1D) 0D (1A, 1B) 14 0F (1E, 1F) 14 (28, 29) 15 17 (2E, 2F) 13 (26, 27) 16 19 (32, 33) 1C (38, 39) 17 16 (2C, 2D) 19 (32, 33) 18 1C (38, 39) 1D (3A, 3B) 19 14 (28, 29) 16 (2C, 2D) 1A 15 (2A, 2B) 0E (1C, 1D) 1B 1A (34, 35) 15 (2A, 2B) 1C 1B (36, 37) 1A (34, 35) 1D 1D (3A, 3B) 1F (3E, 3F) 1E 1E (3C, 3D) 1B (36, 37) 1F 1F (3E, 3F) 1E (3C, 3D) ______________________________________
TABLE 4 ______________________________________ Examples of Data Combination (Zigzag scanning) counter value of the data combination output matrix second counter (51) (BANK1A & BANK1B) data couple ______________________________________ 00 DATA1A(16˜8) & DATA1B(7˜0) (00, 01) 01 DATA1A(16˜8) & DATA1B(7˜0) (02, 03) 02 DATA1A(16˜8) & DATA1B(7˜0) (04, 05) 03 DATA1A(16˜8) & DATA1B(7˜0) (06, 07) 04 DATA1A(16˜8) & DATA1B(7˜0) (08, 09) 05 DATA1A(16˜8) & DATA1B(7˜0) (0A, 0B) 06 DATA1A(16˜8) & DATA1B(7˜0) (0C, 0D) 07 DATA1A(16˜8) & DATA1B(7˜0) (0E, 0F) 08 DATA1A(16˜8) & DATA1B(7˜0) (10, 11) 09 DATA1A(16˜8) & DATA1B(7˜0) (12, 13) 0A DATA1A(16˜8) & DATA1B(7˜0) (14, 15) 0B DATA1A(16˜8) & DATA1B(7˜0) (16, 17) 0C DATA1A(16˜8) & DATA1B(7˜0) (18, 19) 0D DATA1A(16˜8) & DATA1B(7˜0) (1A, 1B) 0E DATA1A(16˜8) & DATA1B(7˜0) (1C, 1D) 0F DATA1A(16˜8) & DATA1B(7˜0) (1E, 1F) 10 DATA1A(16˜8) & DATA1B(7˜0) (20, 21) 11 DATA1A(16˜8) & DATA1B(7˜0) (22, 23) 12 DATA1A(16˜8) & DATA1B(7˜0) (24, 25) 13 DATA1A(16˜8) & DATA1B(7˜0) (26, 27) 14 DATA1A(16˜8) & DATA1B(7˜0) (28, 29) 15 DATA1A(16˜8) & DATA1B(7˜0) (2A, 2B) 16 DATA1A(16˜8) & DATA1B(7˜0) (2C, 2D) 17 DATA1A(16˜8) & DATA1B(7˜0) (2E, 2F) 18 DATA1A(16˜8) & DATA1B(7˜0) (30, 31) 19 DATA1A(16˜8) & DATA1B(7˜0) (32, 33) 1A DATA1A(16˜8) & DATA1B(7˜0) (34, 35) 1B DATA1A(16˜8) & DATA1B(7˜0) (36, 37) 1C DATA1A(16˜8) & DATA1B(7˜0) (38, 39) 1D DATA1A(16˜8) & DATA1B(7˜0) (3A, 3B) 1E DATA1A(16˜8) & DATA1B(7˜0) (3C, 3D) 1F DATA1A(16˜8) & DATA1B(7˜0) (3E, 3F) ______________________________________
TABLE 5 ______________________________________ Examples of Data Combination (Alternate Scanning) output The second counter data combination matrix data (51) value of count (BANK1A & BANK1B) couple ______________________________________ 00 DATA1A(16˜8) & DATA1B(16˜8) (00, 02) 01 DATA1A(7˜0) & DATA1B(7˜0) (03, 09) 02 DATA1B(7˜0) & DATA1A(16˜8) (01, 04) 03 DATA1B(7˜0) & DATA1A(7˜0) (05, 07) 04 DATA1A(16˜8) & DATA1B(7˜0) (08, 0B) 05 DATA1A(16˜8) & DATA1B(16˜8) (0A, 14) 06 DATA1A(7˜0) & DATA1B(7˜0) (15, 23) 07 DATA1B(16˜8) & DATA1A(16˜8) (24, 22) 08 DATA1A(16˜8) & DATA1B(7˜0) (16, 13) 09 DATA1A(16˜8) & DATA1B(16˜8) (12, 0C) 0A DATA1B(16˜8) & DATA1A(7˜0) (06, 0D) 0B DATA1A(16˜8) & DATA1B(16˜8) (0E, 10) 0C DATA1A(7˜0) & DATA1B(16˜8) (11, 18) 0D DATA1B(7˜0) & DATA1A(7˜0) (17, 21) 0E DATA1A(7˜0) & DATA1B(16˜8) (25, 30) 0F DATA1B(16˜8) & DATA1A(16˜8) (20, 26) 10 DATA1B(7˜0) & DATA1A(7˜0) (2F, 31) 11 DATA1A(7˜0) & DATA1B(7˜0) (19, 1F) 12 DATA1B(7˜0) & DATA1A(16˜8) (0F, 1A) 13 DATA1B(7˜0) & DATA1A(7˜0) (1B, 1D) 14 DATA1A(16˜8) & DATA1B(16˜8) (1E, 28) 15 DATA1B(7˜0) & DATA1A(16˜8) (27, 2E) 16 DATA1A(16˜8) & DATA1B(7˜0) (32, 39) 17 DATA1A(7˜0) & DATA1B(7˜0) (2D, 33) 18 DATA1A(16˜8) & DATA1B(16˜8) (38, 3A) 19 DATA1A(7˜0) & DATA1B(16˜8) (29, 2C) 1A DATA1B(16˜8) & DATA1A(16˜8) (1C, 2A) 1B DATA1B(7˜0) & DATA1A(7˜0) (2B, 35) 1C DATA1B(16˜8) & DATA1A(7˜0) (34, 37) 1D DATA1A(7˜0) & DATA1B(16˜8) (3B, 3E) 1E DATA1B(16˜8) & DATA1A(16˜8) (36, 3C) 1F DATA1B(7˜0) & DATA1A(7˜0) (3D, 3F) ______________________________________
TABLE 6 ______________________________________ Write Address Count value of WADD2 WADD2 WADD3 the first counter (60) address (data) address (data) address (data) ______________________________________ 00 00(00) 00(01) -- 01 -- 01(03) 00(02) 02 01(04) 02(05) -- 03 02(06) -- 01(07) 04 03(08) -- 02(09) 05 -- 03(0B) 03(0A) 06 04(0C) 04(0D) -- 07 -- 05(0F) 04(0E) 08 05(10) 06(11) -- 09 -- 07(13) 05(12) 0A 06(14) 08(15) -- 0B 07(16) -- 06(17) 0C 08(18) 09(19) -- 0D 09(1A) 0A(1B) -- 0E 0A(1C) -- 07(1D) 0F 0B(1E) -- 08(1F) 10 -- 0B(21) 09(20) 11 0C(22) -- 0A(23) 12 -- 0C(25) 0B(24) 13 0D(26) 0D(27) -- 14 -- 0E(29) 0C(28) 15 -- 0F(2B) 0D(2A) 16 0E(2C) -- 0E(2D) 17 0F(2E) 10(2F) -- 18 10(30) -- 0F(31) 19 11(32) 11(33) -- 1A 12(34) -- 10(35) 1B -- 12(37) 11(36) 1C 13(38) 13(39) -- 1D -- 14(3B) 12(3A) 1E 14(3C) 15(3D) -- 1F 15(3E) -- 13(3F) ______________________________________
TABLE 7 ______________________________________ Data Division (Inter Quantization Matrix) count value of the first counter (60) Input ______________________________________ 00 BANK1A &BANK1B 01 BANK1C &BANK1B 02 BANK1A & BANK1B 03 BANK1A &BANK1C 04 BANK1A &BANK1C 05 BANK1C &BANK1B 06 BANK1A &BANK1B 07 BANK1C & BANK1B 08 BANK1A & BANK1B 09 BANK1C & BANK1B 0A BANK1A & BANK1B 0B BANK1A & BANK1C 0C BANK1A & BANK1B 0D BANK1A &BANK1B 0E BANK1A & BANK1C 0F BANK1A &BANK1C 10 BANK1C &BANK1B 11 BANK1A & BANK1C 12 BANK1C &BANK1B 13 BANK1A &BANK1B 14 BANK1C &BANK1B 15 BANK1C &BANK1B 16 BANK1A &BANK1C 17 BANK1A &BANK1B 18 BANK1A & BANK1C 19 BANK1A &BANK1B 1A BANK1A &BANK1C 1B BANK1C &BANK1B 1C BANK1A & BANK1B 1D BANK1C & BANK1B 1E BANK1A & BANK1B 1F BANK1A & BANK1C ______________________________________
TABLE 8 ______________________________________ Read Address (Zigzag Scanning) Count value of the RADD1 RADD2 RADD3 second counter (60) address (data) address (data) address (data) ______________________________________ 00 00(00) 00(01) -- 01 -- 01(03) 00(02) 02 01(04) 02(05) -- 03 02(06) -- 01(07) 04 03(08) -- 02(09) 05 -- 03(0B) 03(0A) 06 04(0C) 04(0D) -- 07 -- 05(0F) 04(0E) 08 05(10) 06(11) -- 09 -- 07(13) 05(12) 0A 06(14) 08(15) -- 0B 07(16) -- 06(17) 0C 08(18) 09(19) -- 0D 09(1A) 0A(1B) -- 0E 0A(1C) -- 07(1D) 0F 0B(1E) -- 08(1F) 10 -- 0B(21) 09(20) 11 0C(22) -- 0A(23) 12 -- 0C(25) 0B(24) 13 0D(26) 0D(27) -- 14 -- 0E(29) 0C(28) 15 -- 0F(2B) 0D(2A) 16 0E(2C) -- 0E(2D) 17 0F(2E) 10(2F) -- 18 10(30) -- 0F(31) 19 11(32) 11(33) -- 1A 12(34) -- 10(35) 1B -- 12(37) 11(36) 1C 13(38) 13(39) -- 1D -- 14(3B) 12(3A) 1E 14(3C) 15(3D) -- 1F 15(3E) -- 13(3F) ______________________________________
TABLE 9 ______________________________________ Read Address (Alternate Scanning) Count value of the RADD 1 RADD2 RADD3 second counter (63) address (data) address (data) address (data) ______________________________________ 00 00(00) -- 00(02) 01 -- 01(03) 02(09) 02 01(04) 00(01) -- 03 -- 02(05) 01(07) 04 03(08) 03(0B) -- 05 06(14) -- 03(0A) 06 -- 08(15) 0A(23) 07 0C(22) -- 0B(24) 08 07(16) 07(13) -- 09 04(0C) -- 05(12) 0A 02(06) 04(0D) -- 0B 05(10) -- 04(0E) 0C 08(18) 06(11) -- 0D -- 0B(21) 06(17) 0E 10(30) 0C(25) -- 0F 0D(26) -- 09(20) 10 -- 10(2F) 0F(31) 11 -- 09(19) 08(1F) 12 09(1A) 05(0F) -- 13 -- 0A(1B) 07(1D) 14 0B(1E) -- 0C(28) 15 0F(2E) 0D(27) -- 16 11(32) 13(39) 17 -- 11(33) 0E(2D) 18 13(38) -- 12(3A) 19 0E(2C) 0E(29) -- 1A 0A(1C) -- 0D(2A) 1B -- 0F(2B) 10(35) 1C 12(34) 12(37) -- 1D 15(3E) 14(3B) -- 1E 14(3C) -- 11(36) 1F -- 15(3D) 13(3F) ______________________________________
TABLE 10 ______________________________________ Examples of Data Combination (Zigzag Scanning) output counter value of the data combination matrix data second counter (63) (BANK1A & BANK1B & BANK1C) couple ______________________________________ 00 DATA1A & DATA1B (00, 01) 01 DATA1C & DATA1B (02, 03) 02 DATA1A & DATA1B (04, 05) 03 DATA1A & DATA1C (06, 07) 04 DATA1A & DATA1C (08, 09) 05 DATA1C & DATA1B (0A, 0B) 06 DATA1A & DATA1B (0C, 0D) 07 DATA1C & DATA1B (0E, 0F) 08 DATA1A & DATA1B (10, 11) 09 DATA1C & DATA1B (12, 13) 0A DATA1A & DATA1B (14, 15) 0B DATA1A & DATA1C (16, 17) 0C DATA1A & DATA1B (18, 19) 0D DATA1A & DATA1B (1A, 1B) 0E DATA1A & DATA1C (1C, 1D) 0F DATA1A & DATA1C (1E, 1F) 10 DATA1C & DATA1B (20, 21) 11 DATA1A & DATA1C (22, 23) 12 DATA1C & DATA1B (24, 25) 13 DATA1A & DATA1B (26, 27) 14 DATA1C & DATA1B (28, 29) 15 DATA1C & DATA1B (2A, 2B) 16 DATA1A & DATA1C (2C, 2D) 17 DATA1A & DATA1B (2E, 2F) 18 DATA1A & DATA1C (30, 31) 19 DATA1A & DATA1B (32, 33) 1A DATA1A & DATA1C (34, 35) 1B DATA1C & DATA1B (36, 37) 1C DATA1A & DATA1B (38, 39) 1D DATA1C & DATA1B (3A, 3B) 1E DATA1A & DATA1B (3C, 3D) 1F DATA1A & DATA1C (3E, 3F) ______________________________________
TABLE 11 ______________________________________ Examples of Data Combination (Alternate Scanning) output count value of the data combination matrix data second counter (63) (BANK1A & BANK1B &BANK1C) couple ______________________________________ 00 DATA1A & DATA1C (00,02) 01 DATA1B & DATA1C (03, 09) 02 DATA1B & DATA1A (01, 04) 03 DATA1B & DATA1C (05, 07) 04 DATA1A & DATA1B (08, 0B) 05 DATA1C & DATA1A (0A, 14) 06 DATA1B & DATA1C (15, 23) 07 DATA1C & DATA1A (24, 22) 08 DATA1A & DATA1B (16, 13) 09 DATA1C & DATA1A (12, 0C) 0A DATA1A & DATA1B (06, 0D) 0B DATA1C & DATA1A (0E, 10) 0C DATA1B & DATA1A (11, 18) 0D DATA1C & DATA1B (17, 21) 0E DATA1B & DATA1A (25, 30) 0F DATA1C & DATA1A (20, 26) 10 DATA1B & DATA1C (2F, 31) 11 DATA1B & DATA1C (19, 1F) 12 DATA1B & DATA1A (0F, 1A) 13 DATA1B & DATA1C (1B, 1D) 14 DATA1A & DATA1C (1E, 28) 15 DATA1B & DATA1A (27, 2E) 16 DATA1A & DATA1B (32, 39) 17 DATA1C & DATA1B (2D, 33) 18 DATA1A & DATA1C (38, 3A) 19 DATA1B & DATA1A (29, 2C) 1A DATA1A & DATA1C (1C, 2A) 1B DATA1B & DATA1C (2B, 35) 1C DATA1A & DATA1B (34, 37) 1D DATA1B & DATA1A (3B, 3E) 1E DATA1C & DATA1A (36, 3C) 1F DATA1B & DATA1C (3D, 3F) ______________________________________
Claims (7)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR96-16003 | 1996-05-14 | ||
KR96-16004 | 1996-05-14 | ||
KR1019960016003A KR100210383B1 (en) | 1996-05-14 | 1996-05-14 | A quantizer |
KR1019960016004A KR100210384B1 (en) | 1996-05-14 | 1996-05-14 | A quantizer |
Publications (1)
Publication Number | Publication Date |
---|---|
US5881177A true US5881177A (en) | 1999-03-09 |
Family
ID=26631826
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/854,945 Expired - Lifetime US5881177A (en) | 1996-05-14 | 1997-05-14 | Quantizer for video signal encoding system |
Country Status (5)
Country | Link |
---|---|
US (1) | US5881177A (en) |
EP (1) | EP0808069B1 (en) |
JP (1) | JP4117044B2 (en) |
CN (1) | CN1126375C (en) |
DE (1) | DE69721373T2 (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20030126171A1 (en) * | 2001-12-13 | 2003-07-03 | Yan Hou | Temporal order independent numerical computations |
US20030191788A1 (en) * | 2002-04-09 | 2003-10-09 | Sony Corporation & Sony Electronics Inc. | Method of performing quantization within a multimedia bitstream utilizing division-free instructions |
US20050010626A1 (en) * | 2001-07-17 | 2005-01-13 | Indra Laksono | Selectable quantization in an encoder |
US20050169547A1 (en) * | 1998-09-18 | 2005-08-04 | Kanji Mihara | Encoding apparatus and method |
WO2005076614A1 (en) * | 2004-01-30 | 2005-08-18 | Matsushita Electric Industrial Co., Ltd. | Moving picture coding method and moving picture decoding method |
US20080253449A1 (en) * | 2007-04-13 | 2008-10-16 | Yoji Shimizu | Information apparatus and method |
US20110038555A1 (en) * | 2009-08-13 | 2011-02-17 | Samsung Electronics Co., Ltd. | Method and apparatus for encoding and decoding image by using rotational transform |
US20120170859A1 (en) * | 2006-03-16 | 2012-07-05 | Tsinghua University | Method and apparatus for realizing adaptive quantization in process of image coding |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2339784A (en) * | 1998-07-21 | 2000-02-09 | Courtaulds Chemicals | Plastics film; identifying goods |
WO2011161259A1 (en) * | 2010-06-24 | 2011-12-29 | Gvbb Holdings S.A.R.L. | Method of coding an image data entity and method of reconstructing an image data entity |
JP6120490B2 (en) * | 2011-11-07 | 2017-04-26 | キヤノン株式会社 | Image encoding device, image encoding method and program, image decoding device, image decoding method and program |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4884265A (en) * | 1987-04-30 | 1989-11-28 | Loral Corporation | Digital demodulator for frequency-division-multiplexed signals |
US5012438A (en) * | 1988-12-08 | 1991-04-30 | Kabushiki Kaisha Toshiba | Reciprocal arithmetic circuit with ROM table |
US5295077A (en) * | 1991-01-23 | 1994-03-15 | Ricoh Company, Ltd. | Digital electronic still camera |
US5410352A (en) * | 1992-03-02 | 1995-04-25 | Casio Computer Co., Ltd. | Image data compressing apparatus |
US5537147A (en) * | 1991-05-09 | 1996-07-16 | Sony Corporation | Apparatus and method for intraframe and interframe coding a digital video signal |
US5563593A (en) * | 1994-03-18 | 1996-10-08 | Lucent Technologies Inc. | Video coding with optimized low complexity variable length codes |
US5617094A (en) * | 1992-11-30 | 1997-04-01 | Goldstar Co., Ltd. | Inverse quantizer |
US5623311A (en) * | 1994-10-28 | 1997-04-22 | Matsushita Electric Corporation Of America | MPEG video decoder having a high bandwidth memory |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4776030A (en) * | 1986-03-28 | 1988-10-04 | Gte Laboratories Incorporated | Block quantizer for transform coding |
US4774574A (en) * | 1987-06-02 | 1988-09-27 | Eastman Kodak Company | Adaptive block transform image coding method and apparatus |
JP2514111B2 (en) * | 1990-12-28 | 1996-07-10 | 日本ビクター株式会社 | Interframe coded output data amount control method and image coded output data amount control method |
DE69225859T2 (en) * | 1991-10-02 | 1998-12-03 | Matsushita Electric Ind Co Ltd | Orthogonal transform encoder |
US5654760A (en) * | 1994-03-30 | 1997-08-05 | Sony Corporation | Selection of quantization step size in accordance with predicted quantization noise |
-
1997
- 1997-05-13 EP EP19970303247 patent/EP0808069B1/en not_active Expired - Lifetime
- 1997-05-13 DE DE1997621373 patent/DE69721373T2/en not_active Expired - Lifetime
- 1997-05-14 CN CN97104264A patent/CN1126375C/en not_active Expired - Fee Related
- 1997-05-14 JP JP12415197A patent/JP4117044B2/en not_active Expired - Fee Related
- 1997-05-14 US US08/854,945 patent/US5881177A/en not_active Expired - Lifetime
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4884265A (en) * | 1987-04-30 | 1989-11-28 | Loral Corporation | Digital demodulator for frequency-division-multiplexed signals |
US5012438A (en) * | 1988-12-08 | 1991-04-30 | Kabushiki Kaisha Toshiba | Reciprocal arithmetic circuit with ROM table |
US5295077A (en) * | 1991-01-23 | 1994-03-15 | Ricoh Company, Ltd. | Digital electronic still camera |
US5537147A (en) * | 1991-05-09 | 1996-07-16 | Sony Corporation | Apparatus and method for intraframe and interframe coding a digital video signal |
US5410352A (en) * | 1992-03-02 | 1995-04-25 | Casio Computer Co., Ltd. | Image data compressing apparatus |
US5617094A (en) * | 1992-11-30 | 1997-04-01 | Goldstar Co., Ltd. | Inverse quantizer |
US5563593A (en) * | 1994-03-18 | 1996-10-08 | Lucent Technologies Inc. | Video coding with optimized low complexity variable length codes |
US5623311A (en) * | 1994-10-28 | 1997-04-22 | Matsushita Electric Corporation Of America | MPEG video decoder having a high bandwidth memory |
Cited By (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7460597B2 (en) * | 1998-09-18 | 2008-12-02 | Sony Corporation | Encoding apparatus and method |
US20050169547A1 (en) * | 1998-09-18 | 2005-08-04 | Kanji Mihara | Encoding apparatus and method |
US20050010626A1 (en) * | 2001-07-17 | 2005-01-13 | Indra Laksono | Selectable quantization in an encoder |
US7058677B1 (en) * | 2001-07-17 | 2006-06-06 | Vixs, Inc. | Method and apparatus for selectible quantization in an encoder |
US7634526B2 (en) * | 2001-07-17 | 2009-12-15 | Vixs Systems, Inc. | Selectable quantization in an encoder |
US20030126171A1 (en) * | 2001-12-13 | 2003-07-03 | Yan Hou | Temporal order independent numerical computations |
US20030191788A1 (en) * | 2002-04-09 | 2003-10-09 | Sony Corporation & Sony Electronics Inc. | Method of performing quantization within a multimedia bitstream utilizing division-free instructions |
US7065546B2 (en) * | 2002-04-09 | 2006-06-20 | Sony Electronics Inc. | Method of performing quantization within a multimedia bitstream utilizing division-free instructions |
US8218623B2 (en) | 2004-01-30 | 2012-07-10 | Panasonic Corporation | Moving picture coding method and moving picture decoding method |
US8477838B2 (en) | 2004-01-30 | 2013-07-02 | Panasonic Corporation | Moving picture coding method and moving picture decoding method |
US20080089410A1 (en) * | 2004-01-30 | 2008-04-17 | Jiuhuai Lu | Moving Picture Coding Method And Moving Picture Decoding Method |
USRE49787E1 (en) | 2004-01-30 | 2024-01-02 | Dolby International Ab | Moving picture coding method and moving picture decoding method |
USRE48401E1 (en) | 2004-01-30 | 2021-01-19 | Dolby International Ab | Moving picture coding method and moving picture decoding method |
US7933327B2 (en) | 2004-01-30 | 2011-04-26 | Panasonic Corporation | Moving picture coding method and moving picture decoding method |
US20110150082A1 (en) * | 2004-01-30 | 2011-06-23 | Jiuhuai Lu | Moving picture coding method and moving picture decoding method |
US20110150083A1 (en) * | 2004-01-30 | 2011-06-23 | Jiuhuai Lu | Moving picture coding method and moving picture decoding method |
US8194734B2 (en) | 2004-01-30 | 2012-06-05 | Panasonic Corporation | Moving picture coding method and moving picture decoding method |
USRE46500E1 (en) | 2004-01-30 | 2017-08-01 | Dolby International Ab | Moving picture coding method and moving picture decoding method |
WO2005076614A1 (en) * | 2004-01-30 | 2005-08-18 | Matsushita Electric Industrial Co., Ltd. | Moving picture coding method and moving picture decoding method |
US8396116B2 (en) | 2004-01-30 | 2013-03-12 | Panasonic Corporation | Moving picture coding method and moving picture decoding method |
US20120170859A1 (en) * | 2006-03-16 | 2012-07-05 | Tsinghua University | Method and apparatus for realizing adaptive quantization in process of image coding |
US8625917B2 (en) * | 2006-03-16 | 2014-01-07 | Huawei Technologies Co., Ltd. | Method and apparatus for realizing adaptive quantization in process of image coding |
US20080253449A1 (en) * | 2007-04-13 | 2008-10-16 | Yoji Shimizu | Information apparatus and method |
US8532416B2 (en) | 2009-08-13 | 2013-09-10 | Samsung Electronics Co., Ltd. | Method and apparatus for encoding and decoding an image by using rotational transform |
WO2011019248A3 (en) * | 2009-08-13 | 2011-04-21 | Samsung Electronics Co., Ltd. | Method and apparatus for encoding and decoding an image by using rotational transform |
US20110038555A1 (en) * | 2009-08-13 | 2011-02-17 | Samsung Electronics Co., Ltd. | Method and apparatus for encoding and decoding image by using rotational transform |
Also Published As
Publication number | Publication date |
---|---|
JPH1066080A (en) | 1998-03-06 |
DE69721373D1 (en) | 2003-06-05 |
JP4117044B2 (en) | 2008-07-09 |
EP0808069A3 (en) | 1998-05-06 |
DE69721373T2 (en) | 2004-04-15 |
EP0808069B1 (en) | 2003-05-02 |
CN1126375C (en) | 2003-10-29 |
CN1165457A (en) | 1997-11-19 |
EP0808069A2 (en) | 1997-11-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
RU2106759C1 (en) | High definition tv receiver with low resolution | |
US5517588A (en) | Digital data conversion equipment and a method for the same | |
US5881177A (en) | Quantizer for video signal encoding system | |
US5357282A (en) | Video decoder with parallel implementation | |
US5910824A (en) | Frame memory for a motion picture decoder | |
US7319794B2 (en) | Image decoding unit, image encoding/ decoding devices using image decoding unit, and method thereof | |
US20060165299A1 (en) | Semiconductor memory apparatus | |
JPH09162749A (en) | Variable length code coder | |
KR960040016A (en) | The picture decoding apparatus | |
US5912742A (en) | Image data compression-expansion circuit | |
US5396291A (en) | Picture signal processing system having improved quantizer | |
US6873738B2 (en) | Hierarchical image processor for encoding or decoding, and memory on the same chip | |
US6249617B1 (en) | Video encounter having an integrated scaling mechanism | |
JP3168183B2 (en) | Data processing device | |
WO2000044179A1 (en) | Method of memory utilization in a predictive video decoder | |
US5767910A (en) | Video signal compressing/encoding system | |
JPH0865686A (en) | Image decoding device | |
EP0895188A2 (en) | Method and apparatus for image scaling | |
JPH0730903A (en) | Integrated memory circuit for picture processing | |
US5754232A (en) | Zig-zag and alternate scan conversion circuit for encoding/decoding videos | |
JPH08116268A (en) | Information processing unit | |
JP3702508B2 (en) | Memory device for digital image signals. | |
KR100232490B1 (en) | Apparatus for generating read address for zig-zag scanning | |
KR0176129B1 (en) | Address generating method for zigzag scanning | |
JP2962537B2 (en) | Scanning method and apparatus using energy distribution of two-dimensional data |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: DAEWOO ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIM, MIN-NYEON;REEL/FRAME:008560/0578 Effective date: 19970504 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: DAEWOO ELECTRONICS CORPORATION, KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DAEWOO ELECTRONICS CO., LTD.;REEL/FRAME:013645/0159 Effective date: 20021231 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FEPP | Fee payment procedure |
Free format text: PAYER NUMBER DE-ASSIGNED (ORIGINAL EVENT CODE: RMPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: MAPLE VISION TECHNOLOGIES INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DAEWOO ELECTRONICS CORPORATION;REEL/FRAME:027437/0345 Effective date: 20111215 |
|
AS | Assignment |
Owner name: QUARTERHILL INC., CANADA Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:MAPLE VISION TECHNOLOGIES INC.;QUARTERHILL INC.;REEL/FRAME:042936/0517 Effective date: 20170601 |
|
AS | Assignment |
Owner name: WI-LAN INC., CANADA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QUARTERHILL INC.;REEL/FRAME:043181/0101 Effective date: 20170601 |