Búsqueda Imágenes Maps Play YouTube Noticias Gmail Drive Más »
Iniciar sesión
Usuarios de lectores de pantalla: deben hacer clic en este enlace para utilizar el modo de accesibilidad. Este modo tiene las mismas funciones esenciales pero funciona mejor con el lector.

Patentes

  1. Búsqueda avanzada de patentes
Número de publicaciónUS5991202 A
Tipo de publicaciónConcesión
Número de solicitudUS 09/161,423
Fecha de publicación23 Nov 1999
Fecha de presentación24 Sep 1998
Fecha de prioridad24 Sep 1998
TarifaPagadas
Número de publicación09161423, 161423, US 5991202 A, US 5991202A, US-A-5991202, US5991202 A, US5991202A
InventoresNarbeh Derhacobian, Hao Fang
Cesionario originalAdvanced Micro Devices, Inc.
Exportar citaBiBTeX, EndNote, RefMan
Enlaces externos: USPTO, Cesión de USPTO, Espacenet
Method for reducing program disturb during self-boosting in a NAND flash memory
US 5991202 A
Resumen
A NAND flash memory system is programmed with minimal program disturb and pass disturb during self-boosting without resorting to impurity implantation for bit line isolation, to p-well biasing or to bit line biasing techniques. A program voltage is applied to a selected word line in the form of a plurality of short pulses while synchronously applying a pulsed pass voltage to the unselected word lines until the selected cell is programmed. The duration of the pulses and the time between pulses are chosen to minimize the program disturb of unselected cells, especially unselected cells on the selected word line, without causing pass disturb of any cell in the array.
Imágenes(8)
Previous page
Next page
Reclamaciones(20)
What is claimed is:
1. A method of programming a nonvolatile semiconductor memory having a plurality of strings of memory transistors, each string forming a bit line, arranged in parallel to form an array with a plurality of word lines, each word line coupled across the bit lines to one of the memory transistors in each of the bit lines in the array, the method comprising:
applying a program voltage as a plurality of pulses to a first word line coupled to a memory transistor that is to be programmed; and
synchronously applying a pass voltage as a plurality of pulses to word lines coupled to memory transistors that are not to be programmed, the plurality of pass voltage pulses and the plurality of program voltage pulses having the same duration and periodicity.
2. The method according to claim 1, further comprising applying voltages to the bit lines to select which transistor coupled to the first word line is programmed when the program voltage pulses are applied to the first word line.
3. The method according to claim 1, wherein the program voltage is between about 14 and 22 volts and the pass voltage is between about 7 and 13 volts.
4. The method according to claim 3, wherein the program voltage is about 18 volts and the pass voltage is about 10 volts.
5. The method according to claim 3, comprising applying the program and pass voltage pulses for an accumulative pulse time of about 100 μs to about 250 μs.
6. The method according to claim 5, wherein the number of program voltage pulses and the number of pass voltage pulses are between about 10 pulses to about 25 pulses.
7. The method according to claim 6, wherein each pulse has a duration of between about 2 μs to about 10 μs.
8. The method according to claim 7, comprising applying the program and the pass voltages with about 2 μs to about 4 μs between pulses.
9. The method according to claim 4, comprising applying the program and the pass voltages in the form of about 20 pulses, each pulse having a duration of about 5 μs, with about 2 μs to about 3 μs between pulses.
10. The method according to claim 1, further comprising electrically isolating memory transistors that are not to be programmed prior to applying the program voltage pulses and the pass voltage pulses.
11. The method according to claim 10, wherein the step of isolating includes applying a supply voltage to bit lines that contain no memory transistor to be programmed.
12. The method according to claim 11, wherein each bit line has a selection transistor at one end in series with the memory transistors of the bit line, the method further comprising:
applying the supply voltage to a source/drain of the selection transistor of bit lines that contain no memory transistor to be programmed; and
applying the supply voltage to a gate of the selection transistor of bit lines that contain no memory transistor to be programmed.
13. The method according to claim 12, wherein the supply voltage is about 3 volts.
14. A method of programming a nonvolatile semiconductor memory having first through nth NAND strings arranged in parallel, each NAND string having m memory transistors and first through mth word lines, each coupled to one memory transistor of each NAND string, with a selection transistor at an end of each NAND string in series with the memory transistors of their respective NAND string, which method comprises:
selecting a first memory transistor to be programmed, the first memory transistor being in the first NAND string;
applying a supply voltage to a source/drain of the selection transistors associated with the second through nth NAND strings;
applying the supply voltage to a gate of the selection transistors associated with the second through nth NAND strings to electrically isolate the channel regions of the memory transistors in the second through nth NAND strings; and
applying a program voltage to the first word line as a series of pulses and simultaneously and synchronously applying a pass voltage as a series of pulses to the second through mth word lines to program the first memory transistor.
15. The method according to claim 14, wherein the supply voltage is about 3 volts.
16. The method according to claim 14, wherein the program voltage is about 18 volts.
17. The method according to claim 16, wherein the pass voltage is about 10 volts.
18. The method according to claim 17, wherein the number of program voltage pulses and number of pass voltage pulses are about 20 pulses.
19. The method according to claim 18, wherein each pulse has a duration of about 5 μs.
20. The method according to claim 19, comprising applying the program and the pass voltages with about 2 μs to about 4 μs between pulses.
Descripción
FIELD OF THE INVENTION

The present invention relates to a method of programming a non-volatile semiconductor flash memory device. The invention has particular applicability in programming a flash memory having a NAND-type architecture which utilizes a self-boosting technique to aid programming.

BACKGROUND ART

Conventional flash memory systems, otherwise known as flash electrically erasable programmable read only memories (EEPROMs), typically comprise a two-dimensional array of floating gate memory transistors, or "cells", formed on a semiconductor substrate. It includes several strings, known as NAND strings, of floating gate memory transistors, each transistor coupled to the next transistor in the string by coupling the source of one device to the drain of the next device to form bit lines. A plurality of word lines, perpendicular to the NAND strings, each connect to the control gate of one memory cell of each NAND string.

Initially, the cells are erased so as to have a certain threshold voltage, such as -2 volts. To program a cell, the selected cell is charged to a higher threshold voltage by applying a high voltage for a predetermined period of time, such as about 18 volts for about 100 μs to about 250 μs, to the word line of the selected cell, while the threshold voltage of the remaining ("unselected") cells remains unchanged.

A problem arises when it is desired to program one selected cell on a word line without programming other cells on the same word line. When a voltage is applied to a word line, that voltage is applied not only to the selected cell but also to the cells along the same word line which are unselected for programming. An unselected cell on the word line, especially a cell adjacent to the selected cell, may become inadvertently programmed. The unintentional programming of an unselected cell in a selected word line is referred to as "program disturb".

Several techniques in combination are typically employed to prevent program disturb. In a method known as "self-boosting", the unselected bit lines are electrically isolated and a pass voltage, such as about 10 volts, is applied to the unselected word lines during programming. The unselected word lines capacitively couple to the unselected bit lines, causing a voltage, such as about 8 volts, to exist on the unselected bit lines, which tends to reduce program disturb. Disadvantageously, if the boosted voltage leaks from the unselected bit lines to the selected bit line (which has no voltage applied to it) during programming, disturb may occur in unselected cells on the selected bit line. This condition, which limits the amount of pass voltage which can be safely applied, hence limiting the effectiveness of the self-boosting technique, is referred to as pass disturb. The leakage path from the unselected bit lines to the selected bit line can be shut off if a negative bias is put on the substrate (also called the p-well). However, applying this charge to the p-well significantly lengthens the time required for programming, and requires additional circuitry and a corresponding increase in the size of the memory system.

Yet another conventional technique for reducing disturb is to isolate adjacent bit lines with a dopant such as boron. However, there is a limit to the amount of dopant which can be implanted into the substrate without causing undesirable electrical effects. Furthermore, this technique is problematic given the current demands for miniaturization and increased circuit density, which necessitate moving the bit lines closer together, leaving less room for such implantation.

Another method used to reduce program disturb is to place a positive bias on the selected bit line. However, this also lengthens the time required for programming, and necessitates an increase in the programming voltage to compensate for the positive bias.

There exists a need for a method of programming a NAND flash memory system with minimal program disturb which does not cause pass disturb or increase the size and complexity of the memory system.

SUMMARY OF THE INVENTION

An object of the present invention is a method of programming a NAND flash memory in a self-boosting mode that does not induce program disturb or pass disturb, and yet does not require the use of other manufacturing or programming techniques which are detrimental to the performance and/or increase the cost of the memory system.

According to the present invention, the foregoing and other objects are achieved in part by a method of programming a nonvolatile semiconductor memory having a plurality of strings of memory transistors, each string forming a bit line, arranged in parallel to form an array with a plurality of word lines, each word line coupled across the bit lines to one of the memory transistors in each of the bit lines in the array, the method comprising applying a program voltage as a plurality of pulses to a first word line coupled to a memory transistor that is to be programmed and synchronously applying a pass voltage as a plurality of pulses to word lines coupled to memory transistors that are not to be programmed, the plurality of pass voltage pulses and the plurality of program voltage pulses having the same duration and periodicity.

Another aspect of the present invention is a method of programming a nonvolatile semiconductor memory having first through nth NAND strings arranged in parallel, each NAND string having m memory transistors and first through mth word lines, each coupled to one memory transistor of each NAND string, with a selection transistor at an end of each NAND string in series with the memory transistors of their respective NAND string, which method comprises selecting a first memory transistor to be programmed, the first memory transistor being in the first NAND string; applying a supply voltage to a source/drain of the selection transistors associated with the second through nth NAND strings; applying the supply voltage to a gate of the selection transistors associated with the second through nth NAND strings to electrically isolate the channel regions of the memory transistors in the second through nth NAND strings; and applying a program voltage to the first word line as a series of pulses and simultaneously and synchronously applying a pass voltage as a series of pulses to the second through mth word lines to program the first memory transistor.

Additional objects and advantages of the present invention will become readily apparent to those skilled in this art from the following detailed description, wherein only the preferred embodiment of the invention is shown and described, simply by way of illustration of the best mode contemplated for carrying out the invention. As will be realized, the invention is capable of other and different embodiments, and its several details are capable of modifications in various obvious respects, all without departing from the invention. Accordingly, the drawings and description are to be regarded as illustrative in nature, and not as restrictive.

BRIEF DESCRIPTION OF THE DRAWINGS

Reference is made to the attached drawings, wherein elements having the same reference numeral designations represent like elements throughout, and wherein:

FIG. 1 is a cross-sectional view of a floating gate memory cell.

FIG. 2 is a schematic diagram of a NAND flash memory system.

FIG. 3a is a graphical representation of a conventional NAND flash memory programming technique.

FIG. 3b is a graphical representation of a NAND flash memory programming technique according to the present invention.

FIG. 4A is a graphical representation of the number of program and pass voltage pulses versus the threshold voltage of an unselected memory cell.

FIG. 4B is a graphical representation of pulse period versus program disturb.

FIGS. 5A-5C are graphical representations of program voltage and pass voltage pulse cycles.

DESCRIPTION OF THE INVENTION

A key element in realizing a practical and functional flash memory system based on NAND architecture is to minimize program disturb; that is, unintentional programming of an unselected cell on a selected word line. Typical NAND flash memory programming techniques which use self-boosting to reduce program disturb introduce the problem of pass disturb (unintentional programming of unselected cells on the selected bit line), and conventional methods for avoiding pass disturb carry with them their own disadvantages. The present invention addresses and solves the problem of minimizing program disturb during self-boosting without relying on additional, disadvantageous methods such as bit line isolation, bit line bias or p-well bias.

According to the methodology of the present invention, a selected cell is programmed by first isolating the unselected bit lines, then applying a program voltage to the selected word line in the form of a plurality of short pulses while synchronously applying a pulsed pass voltage to the unselected word lines until the selected cell is programmed. The duration of the pulses and the time between pulses are chosen to minimize the program disturb of unselected cells on the selected word line without causing pass disturb of any cell in the array.

An embodiment of the present invention will be described with reference to FIGS. 1-3. FIG. 1 depicts a floating gate memory cell, which includes source region 110, drain region 112 and channel region 114 formed in substrate 100, and floating gate 200, gate oxide 210 and control gate 212 formed on the substrate 100. A voltage differential is created in the cell when there is a high voltage at the control gate 212 and a low voltage at the channel region 114. This voltage difference causes electrons to move from the channel region 114 to the floating gate 200 through a phenomenon known as tunneling, thus charging the floating gate 200. This movement of electrons is referred to as programming.

A typical architecture for a flash memory system, referred to as a NAND architecture, is depicted in FIG. 2. It includes several strings 10, known as NAND strings, of floating gate memory transistors (or "memory cells") 20, each transistor 20 coupled to the next transistor 20 in the string 10 by coupling the source 21 of one transistor 20 to the drain 22 of the next transistor 20. At either end of each string 10 is a selection transistor, one of which is referred to as a select drain transistor 30, and the other of which is referred to as a select source transistor 40. Each NAND string 10 and its associated pair of transistors 30, 40 is known as a bit line BL1-BLn. A plurality of word lines WL1-WLm, perpendicular to the NAND strings 10, each connect to the control gate 23 of one memory cell 20 of each NAND string 10. A line SELS connects the gates of the select drain transistors 30, and a line SELS connects the gates of the select source transistors 40.

To program a selected cell S at the intersection of a selected bit line BL1 and a selected word line WL2 according to the methodology of the present invention, the unselected bit lines BL2-BLn are first electrically isolated, as in conventional programming techniques, by applying a supply voltage Vsupp, such as about 3 volts, to both the drain and the gate of their select drain transistors 30 to turn the select drain transistors "off". Then, a program voltage Vprog, such as about 18 volts, is applied to the selected word line WL2 in the form of a plurality of pulses while a pass voltage Vpass, such as about 10 volts, is simultaneously and synchronously applied to the unselected word lines WL1 and WL3-WLm to produce a boost voltage Vboost, such as about 8 volts, on unselected bit lines BL2-BLn. The program voltage and pass voltage pulses are applied so that the accumulative length of the application of these voltages is sufficient to program selected cell S, such as about 100 μs to about 250 μs. A comparison of conventional voltage application and the voltage application of the inventive method is illustrated in FIGS. 3a and 3b. FIG. 3a shows the application of program voltage Vprog and pass voltage Vpass as a single pulse for 100 μs in conventional programming techniques, and FIG. 3b shows the application of the two voltages Vpass, Vprog as multiple pulses using the inventive method, in this example as ten pulses of 10 μs separated by 20 μs between pulses.

It is thought that disturb during self-boosting is due to a phenomenon referred to as "field threshold turn-on", wherein the selected bit line BL1 (which is at about 0 volts), an adjacent unselected bit line BL2 (which is at a boosted voltage Vboost of about 8 volts), and the selected word line WL2 (which is at the program voltage Vprog) form a parasitic transistor. The two bit lines BL1, BL2 act as source and drain and the selected word line WL2 acts as a gate to "turn on" the parasitic transistor during programming. When the parasitic transistor starts to leak, program disturb can occur. Alternately, any boosted unselected bit line can be thought of as a resistor-capacitor system. As the capacitor is charged, the resistor leaks its charge out to ground.

The length and number of the program and pass voltage pulses is chosen so that the above-described voltage leakage or discharge from the boosted bit lines does not have time to occur. The time between pulses is chosen to allow the pass voltage Vpass to reach zero before the next pulse begins. As the pulse period is reduced, the favorable effect on disturb lessens, since the pulse train begins to resemble the conventional single pulse voltage application. In certain embodiments of the invention, other factors such as program speed requirements and memory cell gate oxide thickness are also considered in choosing pulse parameters.

It was found that the inventive method is most effective if the program voltage and the pass voltage are applied in about 10 to about 25 pulses having a duration about 2 μs to about 10 μs, with about 2 μs to about 4 μs between pulses. In a preferred embodiment, about 20 pulses are applied having a duration of about 5 μs for a total voltage application time of about 100 μs, with about 2 μs to about 4 μs time in between pulses, to minimize programming time, program disturb and pass disturb. However, a reduction in total programming time is possible if the amplitude of the program voltage pulses is increased, providing some level of program disturb is tolerable.

The effect of the number of pulses on program disturb is illustrated graphically in FIG. 4A, which plots the number of program and pass voltage pulses versus the threshold voltage of an unselected memory cell (e.g. cell U in FIG. 2) when the threshold voltage with no disturb is -2 volts and the accumulative pulse time is kept constant at, in this example, 100 μs. As the number of pulses is increased with a corresponding decrease in the width of the individual pulses, program disturb decreases dramatically, and is minimal at about 20-25 pulses.

The invention's reduction of program disturb is dependent upon the duty cycle of the pulses; that is, upon the length of the individual pulses and the time between pulses. Generally, as the pulse period is reduced, the reduction in disturb lessens. For example, as shown in FIG. 4B, when the pulse period is less than about 3.0 μs, program disturb increases sharply. FIGS. 5A-5C, which are exemplary oscilloscope measurements of the Vprog and Vpass pulses, show that as the pulse period becomes equal to pulse width, the RC time constants create pulse shapes which resemble the prior art single pulse used for programming, thereby substantially obviating the advantages otherwise achieved by the invention, since Vpass is not permitted to return to zero between pulses. In FIG. 5A, the pulse width is 5 μs, the pulse period is about 9 μs, and the time between pulses is about 4 μs, thus allowing Vpass on the unselected word lines to return to zero between pulses. In FIG. 5B, the pulse width is still 5 μs, but the pulse period has been reduced to about 6.6 μs, the time between pulses now being about 1.6 μs. As a result, Vpass no longer drops to zero between pulses (Vpass drops to about 2 volts between pulses). In FIG. 5C, the pulse width has been reduced to 2 μs and the pulse period to about 3.3 μs, leaving about 1.3 μs between pulses. Vpass now drops only to 6 volts between pulses, and program disturb is not appreciably improved.

When the inventive methodology is utilized to program a NAND flash memory during self-boosting, program disturb and pass disturb are minimized without resorting to impurity implantation for bit line isolation, to p-well biasing or to bit line biasing techniques. Thus, performance of the flash memory system is dramatically improved without increasing the size or complexity of the system, and without introducing undesirable electrical characteristics.

The inventive method is applicable to current single-level NAND flash memory systems, which operate using two threshold voltage levels per cell (e.g., "high" +1 volt or "low" -2 volts) to store one bit of information per cell. Furthermore, it is especially useful for programming multi-level NAND flash memory systems currently being developed which use four threshold voltage levels per cell (e.g. -3 volts, -1 volt, 0 volts, and 1 volt) to store two bits of information per cell. Reducing disturb is critical in multi-level NAND flash memory applications, where the tolerance for disturb is smaller.

Only the preferred embodiment of the invention and but a few examples of its versatility are shown and described in the present disclosure. It is to be understood that the invention is capable of use in various other combinations and environments and is capable of changes or modifications within the scope of the inventive concept as expressed herein.

Citas de patentes
Patente citada Fecha de presentación Fecha de publicación Solicitante Título
US5636162 *12 Jun 19963 Jun 1997Texas Instruments IncorporatedErase procedure
US5815438 *28 Feb 199729 Sep 1998Advanced Micro Devices, Inc.Optimized biasing scheme for NAND read and hot-carrier write operations
Citada por
Patente citante Fecha de presentación Fecha de publicación Solicitante Título
US6175522 *30 Sep 199916 Ene 2001Advanced Micro Devices, Inc.Read operation scheme for a high-density, low voltage, and superior reliability nand flash memory device
US621570216 Feb 200010 Abr 2001Advanced Micro Devices, Inc.Method of maintaining constant erasing speeds for non-volatile memory cells
US626628116 Feb 200024 Jul 2001Advanced Micro Devices, Inc.Method of erasing non-volatile memory cells
US6292394 *29 Jun 200018 Sep 2001Saifun Semiconductors Ltd.Method for programming of a semiconductor memory cell
US64290636 Mar 20006 Ago 2002Saifun Semiconductors Ltd.NROM cell with generally decoupled primary and secondary injection
US643007728 Mar 20006 Ago 2002Saifun Semiconductors Ltd.Method for regulating read voltage level at the drain of a cell in a symmetric array
US646993313 Sep 200122 Oct 2002Samsung Electronics Co., Ltd.Flash memory device capable of preventing program disturb and method for programming the same
US64770847 Feb 20015 Nov 2002Saifun Semiconductors Ltd.NROM cell with improved programming, erasing and cycling
US64902045 Abr 20013 Dic 2002Saifun Semiconductors Ltd.Programming and erasing methods for a reference cell of an NROM array
US655238714 Dic 199822 Abr 2003Saifun Semiconductors Ltd.Non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
US656669928 Ago 200120 May 2003Saifun Semiconductors Ltd.Non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
US658300720 Dic 200124 Jun 2003Saifun Semiconductors Ltd.Reducing secondary injection effects
US65840175 Abr 200124 Jun 2003Saifun Semiconductors Ltd.Method for programming a reference cell
US659760930 Ago 200122 Jul 2003Micron Technology, Inc.Non-volatile memory with test rows for disturb detection
US661146022 Abr 200226 Ago 2003Samsung Electronics Co., Ltd.Nonvolatile semiconductor memory device and programming method thereof
US661468820 Nov 20012 Sep 2003Samsung Electronic Co. Ltd.Method of programming non-volatile semiconductor memory device
US661469218 Ene 20012 Sep 2003Saifun Semiconductors Ltd.EEPROM array and method for operation thereof
US66334964 Dic 200014 Oct 2003Saifun Semiconductors Ltd.Symmetric architecture for memory cells having widely spread metal bit lines
US663349928 Mar 200014 Oct 2003Saifun Semiconductors Ltd.Method for reducing voltage drops in symmetric array architectures
US663644025 Abr 200121 Oct 2003Saifun Semiconductors Ltd.Method for operation of an EEPROM array, including refresh thereof
US664318124 Oct 20014 Nov 2003Saifun Semiconductors Ltd.Method for erasing a memory cell
US665056612 Dic 200118 Nov 2003Samsung Electronics Co., Ltd.Nonvolatile semiconductor memory with a programming operation and the method thereof
US666458814 Jun 200116 Dic 2003Saifun Semiconductors Ltd.NROM cell with self-aligned programming and erasure areas
US66778055 Abr 200113 Ene 2004Saifun Semiconductors Ltd.Charge pump stage with body effect minimization
US67178614 Dic 20016 Abr 2004Samsung Electronics Co., Ltd.Non-volatile semiconductor memory device capable of preventing program disturb due to noise voltage induced at a string select line and program method thereof
US675015719 Jul 200215 Jun 2004Advanced Micro Devices, Inc.Nonvolatile memory cell with a nitridated oxide layer
US677153627 Feb 20023 Ago 2004Sandisk CorporationOperating techniques for reducing program and read disturbs of a non-volatile memory
US680329914 Abr 200312 Oct 2004Saifun Semiconductors Ltd.Non-volatile electrically erasable and programmable semiconductor memory cell utilizing asymmetrical charge trapping
US68041506 Sep 200212 Oct 2004Samsung Electronics Co., Ltd.Non-volatile semiconductor memory device with improved program inhibition characteristics and method of programming the same
US680711923 Dic 200219 Oct 2004Matrix Semiconductor, Inc.Array containing charge storage and dummy transistors and method of operating the array
US68261071 Ago 200230 Nov 2004Saifun Semiconductors Ltd.High voltage insertion in flash memory cards
US68286258 Jul 20027 Dic 2004Saifun Semiconductors Ltd.Protective layer in memory device and method therefor
US682917228 May 20027 Dic 2004Saifun Semiconductors Ltd.Programming of nonvolatile memory cells
US684990523 Dic 20021 Feb 2005Matrix Semiconductor, Inc.Semiconductor device with localized charge storage dielectric and method of making same
US685359814 Feb 20038 Feb 2005Micron Technology, Inc.Non-volatile memory with test rows for disturb detection
US68593975 Mar 200322 Feb 2005Sandisk CorporationSource side self boosting technique for non-volatile memory
US686473922 Dic 20038 Mar 2005Saifun Semiconductors Ltd.Charge pump stage with body effect minimization
US688558520 Dic 200126 Abr 2005Saifun Semiconductors Ltd.NROM NOR array
US688875628 Feb 20033 May 2005Samsung Electronics Co., Ltd.Low-voltage non-volatile semiconductor memory device
US689175427 Ago 200410 May 2005Samsung Electronics Co., Ltd.Nonvolatile semiconductor memory with a programming operation and the method thereof
US6941505 *27 Ago 20016 Sep 2005Hitachi, Ltd.Data processing system and data processing method
US696789630 Ene 200322 Nov 2005Saifun Semiconductors LtdAddress scramble
US69755365 Ago 200213 Dic 2005Saifun Semiconductors Ltd.Mass storage array and methods for operation thereof
US69755373 Feb 200513 Dic 2005Sandisk CorporationSource side self boosting technique for non-volatile memory
US698769413 Ago 200317 Ene 2006Samsung Electronics Co., Ltd.Methods of programming non-volatile semiconductor memory devices including coupling voltages and related devices
US69993633 Dic 200414 Feb 2006Micron Technology, Inc.Non-volatile memory with test rows for disturb detection
US70200265 May 200428 Mar 2006Sandisk CorporationBitline governed approach for program control of non-volatile memory
US70237335 May 20044 Abr 2006Sandisk CorporationBoosting to control programming of non-volatile memory
US7023739 *5 Dic 20034 Abr 2006Matrix Semiconductor, Inc.NAND memory array incorporating multiple write pulse programming of individual memory cells and method for operation of same
US70579317 Nov 20036 Jun 2006Sandisk CorporationFlash memory programming using gate induced junction leakage current
US707942030 Dic 200318 Jul 2006Saifun Semiconductors Ltd.Method for operating a memory device
US708862118 Ago 20058 Ago 2006Sandisk CorporationBitline governed approach for coarse/fine programming
US709810719 Nov 200129 Ago 2006Saifun Semiconductor Ltd.Protective layer in memory device and method therefor
US713233518 Oct 20047 Nov 2006Sandisk 3D LlcSemiconductor device with localized charge storage dielectric and method of making same
US713630429 Oct 200314 Nov 2006Saifun Semiconductor LtdMethod, system and circuit for programming a non-volatile memory array
US71618336 Feb 20049 Ene 2007Sandisk CorporationSelf-boosting system for flash memory cells
US717079313 Abr 200430 Ene 2007Sandisk CorporationProgramming inhibit for non-volatile memory
US71843075 Abr 200427 Feb 2007Samsung Electronics Co., Ltd.Flash memory device capable of preventing program disturbance according to partial programming
US718430814 Oct 200427 Feb 2007Samsung Electronics Co., Ltd.Flash memory devices and methods for programming the same
US71906206 Ene 200513 Mar 2007Saifun Semiconductors Ltd.Method for operating a memory device
US720623514 Oct 200517 Abr 2007Sandisk CorporationApparatus for controlled programming of non-volatile memory exhibiting bit line coupling
US721243530 Jun 20041 May 2007Micron Technology, Inc.Minimizing adjacent wordline disturb in a memory device
US72215885 Dic 200322 May 2007Sandisk 3D LlcMemory array incorporating memory cells arranged in NAND strings
US72335225 Dic 200319 Jun 2007Sandisk 3D LlcNAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same
US724851523 Nov 200524 Jul 2007Micron Technology, Inc.Non-volatile memory with test rows for disturb detection
US725116016 Mar 200531 Jul 2007Sandisk CorporationNon-volatile memory and method with power-saving read and program-verify operations
US72570244 May 200614 Ago 2007Micron Technology, Inc.Minimizing adjacent wordline disturb in a memory device
US7262995 *20 Abr 200628 Ago 2007Hynix Semiconductor Inc.Method for reading flash memory cell, NAND-type flash memory apparatus, and NOR-type flash memory apparatus
US72720394 May 200618 Sep 2007Micron Technology, Inc.Minimizing adjacent wordline disturb in a memory device
US728040818 Ago 20059 Oct 2007Sandisk CorporationBitline governed approach for programming non-volatile memory
US728640614 Oct 200523 Oct 2007Sandisk CorporationMethod for controlled programming of non-volatile memory exhibiting bit line coupling
US72864085 May 200623 Oct 2007Sandisk CorporationBoosting methods for NAND flash memory
US729547812 May 200513 Nov 2007Sandisk CorporationSelective application of program inhibit schemes in non-volatile memory
US72986479 Dic 200520 Nov 2007Sandisk CorporationOperating techniques for reducing program and read disturbs of a non-volatile memory
US730181229 Mar 200627 Nov 2007Sandisk CorporationBoosting to control programming of non-volatile memory
US73171169 Dic 20058 Ene 2008Archer-Daniels-Midland-CompanyProcesses for the preparation and purification of hydroxymethylfuraldehyde and derivatives
US734926119 Jun 200625 Mar 2008Sandisk CorporationMethod for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines
US735588819 Dic 20058 Abr 2008Sandisk CorporationApparatus for programming non-volatile memory with reduced program disturb using modified pass voltages
US735588919 Dic 20058 Abr 2008Sandisk CorporationMethod for programming non-volatile memory with reduced program disturb using modified pass voltages
US736261527 Dic 200522 Abr 2008Sandisk CorporationMethods for active boosting to minimize capacitive coupling effect between adjacent gates of flash memory devices
US736602510 Jun 200429 Abr 2008Saifun Semiconductors Ltd.Reduced power programming of non-volatile cells
US737273026 Ene 200413 May 2008Sandisk CorporationMethod of reading NAND memory to compensate for coupling between storage elements
US73760171 Nov 200520 May 2008Samsung Electronics Co., Ltd.Flash memory device and program method thereof
US741182726 Nov 200712 Ago 2008Sandisk CorporationBoosting to control programming of non-volatile memory
US742816530 Mar 200623 Sep 2008Sandisk CorporationSelf-boosting method with suppression of high lateral electric fields
US743323318 Jun 20077 Oct 2008Sandisk 3D LlcNAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same
US743324129 Dic 20067 Oct 2008Sandisk CorporationProgramming non-volatile memory with reduced program disturb by removing pre-charge dependency on word line data
US743670327 Dic 200514 Oct 2008Sandisk CorporationActive boosting to minimize capacitive coupling effect between adjacent gates of flash memory devices
US74367095 May 200614 Oct 2008Sandisk CorporationNAND flash memory with boosting
US74403232 Nov 200621 Oct 2008Sandisk CorporationReducing program disturb in non-volatile memory using multiple boosting modes
US74403266 Sep 200621 Oct 2008Sandisk CorporationProgramming non-volatile memory with improved boosting
US744032725 Abr 200721 Oct 2008Sandisk CorporationNon-volatile storage with reduced power consumption during read operations
US7443730 *10 Dic 200728 Oct 2008Samsung Electronics Co., Ltd.Flash memory device including blocking voltage generator
US74470862 Oct 20074 Nov 2008Sandisk CorporationSelective program voltage ramp rates in non-volatile memory
US745043029 Dic 200611 Nov 2008Sandisk CorporationProgramming non-volatile memory with reduced program disturb by using different pre-charge enable voltages
US74604047 May 20072 Dic 2008Sandisk CorporationBoosting for non-volatile storage using channel isolation switching
US74635227 May 20079 Dic 2008Sandisk CorporationNon-volatile storage with boosting using channel isolation switching
US746353129 Dic 20069 Dic 2008Sandisk CorporationSystems for programming non-volatile memory with reduced program disturb by using different pre-charge enable voltages
US746659028 Dic 200516 Dic 2008Sandisk CorporationSelf-boosting method for flash memory cells
US74689112 Nov 200623 Dic 2008Sandisk CorporationNon-volatile memory using multiple boosting modes for reduced program disturb
US746891829 Dic 200623 Dic 2008Sandisk CorporationSystems for programming non-volatile memory with reduced program disturb by removing pre-charge dependency on word line data
US746892122 Ene 200823 Dic 2008Sandisk CorporationMethod for increasing programming speed for non-volatile memory by applying direct-transitioning waveforms to word lines
US747156522 Ago 200630 Dic 2008Micron Technology, Inc.Reducing effects of program disturb in a memory device
US747156612 Dic 200630 Dic 2008Sandisk CorporationSelf-boosting system for flash memory cells
US749263319 Jun 200617 Feb 2009Sandisk CorporationSystem for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines
US750532131 Dic 200217 Mar 2009Sandisk 3D LlcProgrammable memory array structure incorporating series-connected transistor strings and methods for fabrication and operation of same
US750532228 Jun 200717 Mar 2009Hynix Semiconductor Inc.Method for reading NAND flash memory device using self-boosting
US750871421 May 200724 Mar 2009Sandisk 3D LlcMemory array incorporating mirrored NAND strings and non-shared global bit lines within a block
US75087153 Jul 200724 Mar 2009Sandisk CorporationCoarse/fine program verification in non-volatile memory using different reference levels for improved sensing
US751199530 Mar 200631 Mar 2009Sandisk CorporationSelf-boosting system with suppression of high lateral electric fields
US755484824 Oct 200730 Jun 2009Sandisk CorporationOperating techniques for reducing program and read disturbs of a non-volatile memory
US7570513 *22 Sep 20064 Ago 2009Sandisk CorporationNon-volatile memory and method with power-saving read and program-verify operations
US75770261 Abr 200818 Ago 2009Sandisk CorporationSource and drain side early boosting using local self boosting for non-volatile storage
US759602626 Feb 200729 Sep 2009Samsung Electronics Co., Ltd.Program method of non-volatile memory device
US759603130 Oct 200629 Sep 2009Sandisk CorporationFaster programming of highest multi-level state for non-volatile memory
US75992243 Jul 20076 Oct 2009Sandisk CorporationSystems for coarse/fine program verification in non-volatile memory using different reference levels for improved sensing
US760607925 Abr 200720 Oct 2009Sandisk CorporationReducing power consumption during read operations in non-volatile storage
US762338612 Dic 200624 Nov 2009Sandisk CorporationReducing program disturb in non-volatile storage using early source-side boosting
US762338712 Dic 200624 Nov 2009Sandisk CorporationNon-volatile storage with early source-side boosting for reducing program disturb
US76529303 Abr 200526 Ene 2010Saifun Semiconductors Ltd.Method, circuit and system for erasing one or more non-volatile memory cells
US765294818 Nov 200526 Ene 2010Samsung Electronics Co., Ltd.Nonvolatile memory devices and programming methods using subsets of columns
US7656703 *25 May 20072 Feb 2010Sandisk CorporationMethod for using transitional voltage during programming of non-volatile storage
US766801717 Ago 200523 Feb 2010Saifun Semiconductors Ltd.Method of erasing non-volatile memory cells
US767578217 Oct 20069 Mar 2010Saifun Semiconductors Ltd.Method, system and circuit for programming a non-volatile memory array
US76929612 Ago 20066 Abr 2010Saifun Semiconductors Ltd.Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injection (HHI) and by channel hot-electron (CHE) injection
US77017725 Ago 200820 Abr 2010Samsung Electronics Co., Ltd.Methods and circuits for generating a high voltage and related semiconductor memory devices
US770177911 Sep 200620 Abr 2010Sajfun Semiconductors Ltd.Method for programming a reference cell
US770618925 May 200727 Abr 2010Sandisk CorporationNon-volatile storage system with transitional voltage during programming
US771523410 Jul 200811 May 2010Micron Technology, Inc.Reducing effects of program disturb in a memory device
US772917116 Sep 20081 Jun 2010Micron Technology, Inc.Multiple select gate architecture with select gates of different lengths
US773370513 Mar 20088 Jun 2010Micron Technology, Inc.Reduction of punch-through disturb during programming of a memory device
US773830411 Oct 200515 Jun 2010Saifun Semiconductors Ltd.Multiple use memory chip
US774323012 Feb 200722 Jun 2010Saifun Semiconductors Ltd.Memory array programming circuit and a method for using the circuit
US775593915 Ene 200813 Jul 2010Micron Technology, Inc.System and devices including memory resistant to program disturb and methods of using, making, and operating the same
US77605542 Ago 200620 Jul 2010Saifun Semiconductors Ltd.NROM non-volatile memory and mode of operation
US777341421 Nov 200810 Ago 2010Sandisk CorporationSelf-boosting system for flash memory cells
US778651218 Jul 200631 Ago 2010Saifun Semiconductors Ltd.Dense non-volatile memory array and method of fabrication
US779643016 Sep 200814 Sep 2010Sandisk CorporationNon-volatile memory using multiple boosting modes for reduced program disturb
US780881828 Dic 20065 Oct 2010Saifun Semiconductors Ltd.Secondary injection for NROM
US783968828 Abr 200823 Nov 2010Samsung Electronics Co., Ltd.Flash memory device with improved programming operation voltages
US785268230 Jul 200714 Dic 2010Samsung Electronics Co., Ltd.Flash memory device and program method of flash memory device using different voltages
US786457017 Feb 20094 Ene 2011Sandisk CorporationSelf-boosting system with suppression of high lateral electric fields
US789426624 Sep 200822 Feb 2011Samsung Electronics Co., Ltd.Method of programming a flash memory device
US789886124 Oct 20081 Mar 2011Micron Technology, Inc.Reducing effects of program disturb in a memory device
US792461914 Jul 200912 Abr 2011Micron Technology, Inc.Programming method to reduce word line to word line breakdown for NAND flash
US795718522 Sep 20067 Jun 2011Sandisk CorporationNon-volatile memory and method with power-saving read and program-verify operations
US796445910 Dic 200921 Jun 2011Spansion Israel Ltd.Non-volatile memory structure and method of fabrication
US7965548 *15 Feb 201021 Jun 2011Micron Technology, Inc.Systems and devices including memory resistant to program disturb and methods of using, making, and operating the same
US796555811 Mar 201021 Jun 2011Samsung Electronics Co., Ltd.Methods and circuits for generating a high voltage and related semiconductor memory devices
US802332920 Abr 201020 Sep 2011Micron Technology, Inc.Reducing effects of program disturb in a memory device
US80453804 Nov 201025 Oct 2011Samsung Electronics Co., Ltd.Flash memory device and program method of flash memory device using different voltages
US80500887 May 20091 Nov 2011Hynix Semiconductor Inc.Programming method of non-volatile memory device
US805381213 Mar 20068 Nov 2011Spansion Israel LtdContact in planar NROM technology
US805845813 Jul 200915 Nov 2011Archer Daniels Midland CompanyProcesses for the preparation and purification of hydroxymethylfuraldehyde derivatives
US80594619 Sep 200815 Nov 2011Min Kyu LeeFlash memory device
US8111555 *29 Ene 20107 Feb 2012Micron Technology, Inc.NAND step voltage switching method
US815492324 May 201110 Abr 2012Sandisk Technologies Inc.Non-volatile memory and method with power-saving read and program-verify operations
US81598798 Feb 201117 Abr 2012Micron Technology, Inc.Reducing effects of program disturb in a memory device
US816495012 May 201024 Abr 2012Micron Technology, Inc.Reduction of punch-through disturb during programming of a memory device
US818447827 Sep 200622 May 2012Sandisk Technologies Inc.Apparatus with reduced program disturb in non-volatile storage
US818937827 Sep 200629 May 2012Sandisk Technologies Inc.Reducing program disturb in non-volatile storage
US81944555 Feb 20105 Jun 2012Samsung Electronics Co., Ltd.Methods for programming nonvolatile memory devices
US824351815 Abr 200914 Ago 2012Samsung Electronics Co., Ltd.NAND flash memory device and method of making same
US825345221 Feb 200628 Ago 2012Spansion Israel LtdCircuit and method for powering up an integrated circuit and an integrated circuit utilizing same
US825417918 Ene 201128 Ago 2012Samsung Electronics Co., Ltd.Method of programming a flash memory device
US827483124 May 201025 Sep 2012Sandisk Technologies Inc.Programming non-volatile storage with synchronized coupling
US832552023 Mar 20124 Dic 2012Micron Technology, Inc.Reducing effects of program disturb in a memory device
US838511526 Ago 200926 Feb 2013Samsung Electronics Co., Ltd.Methods of precharging non-volatile memory devices during a programming operation and memory devices programmed thereby
US840084115 Jun 200519 Mar 2013Spansion Israel Ltd.Device to program adjacent storage cells of different NROM cells
US840606320 Ago 201226 Mar 2013SanDick Technologies Inc.Programming non-volatile storage with synchonized coupling
US84418606 Feb 201214 May 2013Micron Technology, Inc.NAND step up voltage switching method
US844677010 May 201221 May 2013Samsung Electronics Co., Ltd.Methods for programming nonvolatile memory devices
US84722556 Sep 201225 Jun 2013Sandisk Technologies Inc.Compensation of non-volatile memory chip non-idealities by program pulse adjustment
US854252926 Mar 201224 Sep 2013Sandisk CorporationNon-volatile memory and method with power-saving read and program-verify operations
US863860919 May 201028 Ene 2014Spansion LlcPartial local self boosting for NAND
US867541028 May 201218 Mar 2014Mosaid Technologies IncorporatedHierarchical common source line structure in NAND flash memory
US873073613 May 201320 May 2014Micron Technology, Inc.NAND step up voltage switching method
US885489023 May 20147 Oct 2014Sandisk Technologies Inc.Programming time improvement for non-volatile memory
US8854891 *5 Jul 20127 Oct 2014SK Hynix Inc.Method of operating semiconductor device
US898894510 Oct 201324 Mar 2015Sandisk Technologies Inc.Programming time improvement for non-volatile memory
US9047961 *29 Ago 20142 Jun 2015SK Hynix Inc.Method of operating semiconductor device
US951482418 Dic 20136 Dic 2016Cypress Semiconductor CorporationPartial local self boosting for NAND
US20020032891 *27 Ago 200114 Mar 2002Hitachi, Ltd.Data processing system and data processing method
US20030048662 *6 Sep 200213 Mar 2003Samsung Electronics Co., Ltd.Non-volatile semiconductor memory device with improved program inhibition characteristics and method of programming the same
US20030096476 *8 Jul 200222 May 2003Ilan BloomProtective layer in memory device and method therefor
US20030117861 *20 Dic 200126 Jun 2003Eduardo MaayanNROM NOR array
US20030142544 *5 Ago 200231 Jul 2003Eduardo MaayanMass storage array and methods for operation thereof
US20030161182 *27 Feb 200228 Ago 2003Yan LiOperating techniques for reducing program and read disturbs of a non-volatile memory
US20030174539 *28 Feb 200318 Sep 2003Samsung Electronics Co., Ltd.Low-voltage non-volatile semiconductor memory device
US20040080980 *13 Ago 200329 Abr 2004Chang-Hyun LeeMethods of programming non-volatile semiconductor memory devices including coupling voltages and related devices
US20040119122 *23 Dic 200224 Jun 2004Alper IlkbaharSemiconductor device with localized charge storage dielectric and method of making same
US20040120186 *23 Dic 200224 Jun 2004Luca FasoliArray containing charge storage and dummy transistors and method of operating the array
US20040130385 *22 Dic 20038 Jul 2004Shor Joseph S.Charge pump stage with body effect minimization
US20040145024 *5 Dic 200329 Jul 2004En-Hsing ChenNAND memory array incorporating capacitance boosting of channel regions in unselected memory cells and method for operation of same
US20040174748 *5 Mar 20039 Sep 2004Lutze Jeffrey W.Self boosting technique
US20040208059 *5 Abr 200421 Oct 2004June LeeFlash memory device capable of preventing program disturbance according to partial programming
US20040233750 *14 Jun 200425 Nov 2004Yan LiOperating techniques for reducing program and read disturbs of a non-volatile memory
US20050030790 *27 Ago 200410 Feb 2005Samsung Electronics Co., Ltd.Nonvolatile semiconductor memory with a programming operation and the method thereof
US20050058005 *30 Dic 200317 Mar 2005Assaf ShappirMethod for operating a memory device
US20050078515 *3 Dic 200414 Abr 2005Micron Technology, Inc.Non-volatile memory with test rows for disturb detection
US20050079675 *18 Oct 200414 Abr 2005Matrix Semiconductor, Inc.Semiconductor device with localized charge storage dielectric and method of making same
US20050099849 *7 Nov 200312 May 2005Lutze Jeffrey W.Flash memory programming using gate induced junction leakage current
US20050117399 *14 Oct 20042 Jun 2005Oh-Suk KwonFlash memory devices and methods for programming the same
US20050122779 *5 Dic 20039 Jun 2005Fasoli Luca G.Memory array incorporating memory cells arranged in NAND strings
US20050122780 *5 Dic 20039 Jun 2005En-Hsing ChenNAND memory array incorporating multiple write pulse programming of individual memory cells and method for operation of same
US20050128807 *5 Dic 200316 Jun 2005En-Hsing ChenNand memory array incorporating multiple series selection devices and method for operation of same
US20050128810 *3 Feb 200516 Jun 2005Lutze Jeffrey W.Self-boosting technique
US20050162913 *26 Ene 200428 Jul 2005Jian ChenMethod of reading NAND memory to compensate for coupling between storage elements
US20050174852 *6 Feb 200411 Ago 2005Hemink Gerrit J.Self-boosting system for flash memory cells
US20050226055 *13 Abr 200413 Oct 2005Guterman Daniel CProgramming inhibit for non-volatile memory
US20050248988 *5 May 200410 Nov 2005Guterman Daniel CBoosting to control programming of non-volatile memory
US20050248989 *5 May 200410 Nov 2005Guterman Daniel CBitline governed approach for program control of non-volatile memory
US20050254309 *29 Oct 200417 Nov 2005Oh-Suk KwonProgram method of non-volatile memory device
US20050281113 *10 Ago 200522 Dic 2005Renesas Technology Corp.Data processing system and data processing method
US20060002167 *30 Jun 20045 Ene 2006Micron Technology, Inc.Minimizing adjacent wordline disturb in a memory device
US20060039198 *18 Ago 200523 Feb 2006Guterman Daniel CBitline governed approach for coarse/fine programming
US20060050561 *18 Ago 20059 Mar 2006Guterman Daniel CBitline governed approach for program control of non-volatile memory
US20060083089 *23 Nov 200520 Abr 2006Micron Technology, Inc.Non-volatile memory with test rows for disturb detection
US20060092683 *9 Dic 20054 May 2006Yan LiOperating techniques for reducing program and read disturbs of a non-volatile memory
US20060114730 *18 Nov 20051 Jun 2006Samsung Electronics Co., Ltd.Nonvolatile memory devices and programming methods using subsets of columns
US20060142599 *9 Dic 200529 Jun 2006Sanborn Alexandra JProcesses for the preparation and purification of hydroxymethylfuraldehyde and derivatives
US20060198192 *29 Mar 20067 Sep 2006Guterman Daniel CBoosting to control programming of non-volatile memory
US20060198195 *28 Dic 20057 Sep 2006Hemink Gerrit JSelf-boosting method for flash memory cells
US20060198221 *4 May 20067 Sep 2006Micron Technology, Inc.Minimizing adjacent wordline disturb in a memory device
US20060198222 *4 May 20067 Sep 2006Micron Technology, Inc.Minimizing adjacent wordline disturb in a memory device
US20060203551 *20 Abr 200614 Sep 2006Hynix Semiconductor Inc.Method for Reading Flash Memory Cell, Nand-Type Flash Memory Apparatus, and Nor-Type Flash Memory Apparatus
US20060209592 *16 Mar 200521 Sep 2006Yan LiNon-volatile memory and method with power-saving read and program-verify operations
US20060245260 *1 Nov 20052 Nov 2006Samsung Electronics Co., Ltd.Flash memory device and program method thereof
US20060279990 *12 May 200514 Dic 2006Jun WanSelective application of program inhibit schemes in non-volatile memory
US20070014161 *22 Sep 200618 Ene 2007Yan LiNon-Volatile Memory and Method With Power-Saving Read and Program-Verify Operations
US20070025150 *5 Abr 20041 Feb 2007June LeeFlash memory device capable of preventing program disturbance according to partial programming
US20070086247 *14 Oct 200519 Abr 2007Lutze Jeffrey WMethod for controlled programming of non-volatile memory exhibiting bit line coupling
US20070086251 *14 Oct 200519 Abr 2007Lutze Jeffrey WApparatus for controlled programming of non-volatile memory exhibiting bit line coupling
US20070147118 *27 Dic 200528 Jun 2007Pham Tuan DMethods for active boosting to minimize capacitive coupling effect between adjacent gates of flash memory devices
US20070147119 *27 Dic 200528 Jun 2007Pham Tuan DActive boosting to minimize capacitive coupling effect between adjacent gates of flash memory devices
US20070171718 *19 Dic 200526 Jul 2007Hemink Gerrit JApparatus for programming non-volatile memory with reduced program disturb using modified pass voltages
US20070171719 *19 Dic 200526 Jul 2007Hemink Gerrit JMethod for programming non-volatile memory with reduced program disturb using modified pass voltages
US20070217263 *21 May 200720 Sep 2007Fasoli Luca GMemory array incorporating memory cells arranged in nand strings
US20070236992 *30 Mar 200611 Oct 2007Ken OowadaSelf-boosting method with suppression of high lateral electric fields
US20070236993 *30 Mar 200611 Oct 2007Ken OowadaSelf-boosting system with suppression of high lateral electric fields
US20070258276 *5 May 20068 Nov 2007Masaaki HigashitaniNAND Flash Memory with Boosting
US20070258286 *5 May 20068 Nov 2007Masaaki HigashitaniBoosting methods for nand flash memory
US20070291543 *19 Jun 200620 Dic 2007Nima MokhlesiMethod for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines
US20070291545 *19 Jun 200620 Dic 2007Nima MokhlesiSystem for increasing programming speed for non-volatile memory by applying counter-transitioning waveforms to word lines
US20080019180 *2 Oct 200724 Ene 2008Jun WanSelective Program Voltage Ramp Rates in Non-Volatile Memory
US20080043526 *24 Oct 200721 Feb 2008Yan LiOperating Techniques for Reducing Program and Read Disturbs of a Non-Volatile Memory
US20080049494 *22 Ago 200628 Feb 2008Micron Technology, Inc.Reducing effects of program disturb in a memory device
US20080049502 *30 Jul 200728 Feb 2008Samsung Electronics Co., Ltd.Flash memory device and program method of flash memory device using different voltages
US20080055995 *6 Sep 20066 Mar 2008Fumitoshi ItoProgramming non-volatile memory with improved boosting
US20080068891 *26 Nov 200720 Mar 2008Guterman Daniel CBoosting to control programming of non-volatile memory
US20080084747 *27 Sep 200610 Abr 2008Gerrit Jan HeminkReducing program disturb in non-volatile storage
US20080084748 *27 Sep 200610 Abr 2008Gerrit Jan HeminkApparatus with reduced program disturb in non-volatile storage
US20080089131 *10 Dic 200717 Abr 2008Samsung Electronics Co., Ltd.Flash Memory Device Including Blocking Voltage Generator
US20080101126 *30 Oct 20061 May 2008Gerrit Jan HeminkFaster programming of highest multi-level state for non-volatile memory
US20080123425 *2 Nov 200629 May 2008Lutze Jeffrey WReducing program disturb in non-volatile memory using multiple boosting modes
US20080123426 *2 Nov 200629 May 2008Lutze Jeffrey WNon-volatile memory using multiple boosting modes for reduced program disturb
US20080130370 *22 Ene 20085 Jun 2008Nima MokhlesiMethod for increasing programming speed for non-volatile memory by applying direct-transitioning waveforms to word lines
US20080137425 *12 Dic 200612 Jun 2008Yingda DongReducing program disturb in non-volatile storage using early source-side boosting
US20080137426 *12 Dic 200612 Jun 2008Yingda DongNon-volatile storage with early source-side boosting for reducing program disturb
US20080158971 *28 Jun 20073 Jul 2008Hynix Semiconductor Inc.Method for reading nand flash memory device using self-boosting
US20080158991 *29 Dic 20063 Jul 2008Gerrit Jan HeminkSystems for programming non-volatile memory with reduced program disturb by using different pre-charge enable voltages
US20080159002 *29 Dic 20063 Jul 2008Yingda DongProgramming non-volatile memory with reduced program disturb by removing pre-charge dependency on word line data
US20080159003 *29 Dic 20063 Jul 2008Yingda DongSystems for programming non-volatile memory with reduced program disturb by removing pre-charge dependency on word line data
US20080159004 *29 Dic 20063 Jul 2008Gerrit Jan HeminkProgramming non-volatile memory with reduced program disturb by using different pre-charge enable voltages
US20080180998 *2 Abr 200831 Jul 2008Jian ChenMethod of reading nand memory to compensate for coupling between storage elements
US20080198663 *28 Abr 200821 Ago 2008Samsung Electronics Co., Ltd.Flash memory device and program method thereof
US20080266973 *25 Abr 200730 Oct 2008Deepak Chandra SekarReducing power consumption during read operations in non-volatile storage
US20080266975 *25 Abr 200730 Oct 2008Deepak Chandra SekarNon-volatile storage with reduced power consumption during read operations
US20080278999 *1 Abr 200813 Nov 2008Yingda DongSource and drain side early boosting using local self boosting for non-volatile storage
US20080279007 *7 May 200713 Nov 2008Yingda DongBoosting for non-volatile storage using channel isolation switching
US20080279008 *7 May 200713 Nov 2008Yingda DongNon-volatile storage with boosting using channel isolation switching
US20080291730 *10 Jul 200827 Nov 2008Micron Technology, Inc.Reducing effects of program disturb in a memory device
US20080291735 *25 May 200727 Nov 2008Yingda DongMethod for using transitional voltage during programming of non-volatile storage
US20080291736 *25 May 200727 Nov 2008Yingda DongNon-volatile storage system with transitional voltage during programming
US20080291738 *5 Ago 200827 Nov 2008Samsung Electronics Co., Ltd.Methods and circuits for generating a high voltage and related semiconductor memory devices
US20090010065 *16 Sep 20088 Ene 2009Lutze Jeffrey WNon-volatile memory using multiple boosting modes for reduced program disturb
US20090010067 *3 Jul 20078 Ene 2009Shih-Chung LeeCoarse/fine program verification in non-volatile memory using different reference levels for improved sensing
US20090010068 *3 Jul 20078 Ene 2009Shih-Chung LeeSystems for Coarse/Fine Program Verification in Non-Volatile Memory Using Different Reference Levels for Improved Sensing
US20090011560 *16 Sep 20088 Ene 2009Seiichi AritomeMultiple select gate architecture with select gates of different lengths
US20090016112 *24 Sep 200815 Ene 2009Samsung Electronics Co., Ltd.Method of Programming a Flash Memory Device
US20090046507 *24 Oct 200819 Feb 2009Micron Technology, Inc.Reducing effects of program disturb in a memory device
US20090073761 *21 Nov 200819 Mar 2009Gerrit Jan HeminkSelf-Boosting System for Flash Memory Cells
US20090097316 *9 Sep 200816 Abr 2009Hynix Semiconductor Inc.Flash memory device
US20090147571 *17 Feb 200911 Jun 2009Ken OowadaSelf-boosting system with suppression of high lateral electric fields
US20090180316 *15 Ene 200816 Jul 2009Micron Technology, Inc.System and Devices Including Memory Resistant to Program Disturb and Methods of Using, Making, and Operating the Same
US20090273979 *14 Jul 20095 Nov 2009Micron Technology, Inc.Programming method to reduce word line to word line breakdown for nand flash
US20090281338 *13 Jul 200912 Nov 2009Sanborn Alexandra JProcesses for the preparation and purification of hydroxymethylfuraldehyde derivatives
US20090287879 *15 Abr 200919 Nov 2009Dong-Yean OhNand flash memory device and method of making same
US20100020600 *7 May 200928 Ene 2010Won-Hee LeeProgramming method of non-volatile memory device
US20100054036 *26 Ago 20094 Mar 2010Samsung Electronics Co., Ltd.Methods of precharging non-volatile memory devices during a programming operation and memory devices programmed thereby
US20100128529 *29 Ene 201027 May 2010Micron Technology, Inc.Nand step voltage switching method
US20100149866 *15 Feb 201017 Jun 2010Micron Technology, Inc.Systems and Devices Including Memory Resistant to Program Disturb and Methods of Using, Making, and Operating the Same
US20100165742 *11 Mar 20101 Jul 2010Dong-Hyuk ChaeMethods and circuits for generating a high voltage and related semiconductor memory devices
US20100202210 *20 Abr 201012 Ago 2010Micron Technology, Inc.Reducing effects of program disturb in a memory device
US20100202211 *12 Ene 201012 Ago 2010Samsung Electronics Co., Ltd.Nonvolatile memory device and method for programming the same
US20100202215 *5 Feb 201012 Ago 2010Hyun-Sil OhMethods for Programming Nonvolatile Memory Devices
US20110116311 *12 May 201019 May 2011Micron Technology, Inc.Reduction of punch-through disturb during programming of a memory device
US20110122689 *8 Feb 201126 May 2011Micron Technology, Inc.Reducing effects of program disturb in a memory device
US20110222345 *24 May 201115 Sep 2011Yan LiNon-Volatile Memory and Method With Power-Saving Read and Program-Verify Operations
US20130010548 *5 Jul 201210 Ene 2013SK Hynix Inc.Method of operating semiconductor device
US20140369131 *29 Ago 201418 Dic 2014SK Hynix Inc.Method of operating semiconductor device
CN101051529B6 Abr 20079 Feb 2011海力士半导体有限公司Method of measuring a channel boosting voltage in a NAND flash memory device
DE10162860B4 *12 Dic 200126 Jun 2008Samsung Electronics Co., Ltd., SuwonNichtflüchtiger Halbleiterspeicher sowie zugehöriges Programmierverfahren
DE102004019200B4 *16 Abr 20048 Nov 2012Mosaid Technologies Inc.Nichtflüchtiger Halbleiterspeicherbaustein, insbesondere Flash-Speicherbaustein
DE102005022611B4 *10 May 20055 Feb 2009Samsung Electronics Co., Ltd., SuwonProgrammierverfahren für ein nichtflüchtiges Speicherbauelement
DE102005057112B4 *28 Nov 200520 Ene 2011Samsung Electronics Co., Ltd., SuwonNichtflüchtiges Speicherbauelement und Programmierverfahren
DE102005062521B4 *19 Dic 200510 Sep 2009Samsung Electronics Co., Ltd., SuwonVerfahren und Schaltung zum Erzeugen einer hohen Spannung und nichtflüchtiges Speicherbauelement
DE102006023065B4 *9 May 200621 Ene 2010Samsung Electronics Co., Ltd., SuwonFlashspeicherbauelement und Programmierverfahren
DE102006054965B4 *16 Nov 200616 Sep 2010Samsung Electronics Co., Ltd., SuwonWortleitungsfreigabeverfahren in einem Flashspeicherbauelement und Flashspeicherbauelement
EP1777750B1 *31 Oct 20025 Ago 2015SanDisk Technologies Inc.Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements
WO2005057585A2 *2 Dic 200423 Jun 2005Sandisk 3D LlcNand memory array incorporating multiple write pulse programming of individual memory cells and method for operation of same
WO2005057585A3 *2 Dic 200418 Ago 2005Matrix Semiconductor IncNand memory array incorporating multiple write pulse programming of individual memory cells and method for operation of same
Clasificaciones
Clasificación de EE.UU.365/185.19, 365/185.17
Clasificación internacionalG11C16/10, G11C16/04
Clasificación cooperativaG11C16/3427, G11C16/0483, G11C16/10
Clasificación europeaG11C16/34D4, G11C16/10, G11C16/04N
Eventos legales
FechaCódigoEventoDescripción
24 Sep 1998ASAssignment
Owner name: ADVANCED MICRO DEVICES, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DERHACOBIAN, NARBEH;FANG, HAO;REEL/FRAME:009487/0434;SIGNING DATES FROM 19980911 TO 19980917
31 Mar 2003FPAYFee payment
Year of fee payment: 4
11 Jun 2003REMIMaintenance fee reminder mailed
19 Mar 2007ASAssignment
Owner name: SPANSION INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ADVANCED MICRO DEVICES, INC.;REEL/FRAME:019028/0644
Effective date: 20070131
27 Mar 2007ASAssignment
Owner name: SPANSION LLC, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPANSION INC.;REEL/FRAME:019069/0046
Effective date: 20070131
24 Abr 2007FPAYFee payment
Year of fee payment: 8
4 Jun 2010ASAssignment
Owner name: BARCLAYS BANK PLC,NEW YORK
Free format text: SECURITY AGREEMENT;ASSIGNORS:SPANSION LLC;SPANSION INC.;SPANSION TECHNOLOGY INC.;AND OTHERS;REEL/FRAME:024522/0338
Effective date: 20100510
Owner name: BARCLAYS BANK PLC, NEW YORK
Free format text: SECURITY AGREEMENT;ASSIGNORS:SPANSION LLC;SPANSION INC.;SPANSION TECHNOLOGY INC.;AND OTHERS;REEL/FRAME:024522/0338
Effective date: 20100510
22 Abr 2011FPAYFee payment
Year of fee payment: 12
13 Mar 2015ASAssignment
Owner name: SPANSION INC., CALIFORNIA
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:035201/0159
Effective date: 20150312
Owner name: SPANSION LLC, CALIFORNIA
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:035201/0159
Effective date: 20150312
Owner name: SPANSION TECHNOLOGY LLC, CALIFORNIA
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:BARCLAYS BANK PLC;REEL/FRAME:035201/0159
Effective date: 20150312
21 Mar 2015ASAssignment
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., NEW YORK
Free format text: SECURITY INTEREST;ASSIGNORS:CYPRESS SEMICONDUCTOR CORPORATION;SPANSION LLC;REEL/FRAME:035240/0429
Effective date: 20150312
26 Jun 2015ASAssignment
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SPANSION, LLC;REEL/FRAME:036019/0518
Effective date: 20150601
11 Ago 2016ASAssignment
Owner name: SPANSION LLC, CALIFORNIA
Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001
Effective date: 20160811
Owner name: CYPRESS SEMICONDUCTOR CORPORATION, CALIFORNIA
Free format text: PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:039708/0001
Effective date: 20160811
14 Dic 2016ASAssignment
Owner name: MONTEREY RESEARCH, LLC, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CYPRESS SEMICONDUCTOR CORPORATION;REEL/FRAME:040911/0238
Effective date: 20160811