Búsqueda Imágenes Maps Play YouTube Noticias Gmail Drive Más »
Iniciar sesión
Usuarios de lectores de pantalla: deben hacer clic en este enlace para utilizar el modo de accesibilidad. Este modo tiene las mismas funciones esenciales pero funciona mejor con el lector.

Patentes

  1. Búsqueda avanzada de patentes
Número de publicaciónUS6297547 B1
Tipo de publicaciónConcesión
Número de solicitudUS 09/574,850
Fecha de publicación2 Oct 2001
Fecha de presentación19 May 2000
Fecha de prioridad13 Feb 1998
TarifaPagadas
Número de publicación09574850, 574850, US 6297547 B1, US 6297547B1, US-B1-6297547, US6297547 B1, US6297547B1
InventoresSalman Akram
Cesionario originalMicron Technology Inc.
Exportar citaBiBTeX, EndNote, RefMan
Enlaces externos: USPTO, Cesión de USPTO, Espacenet
Mounting multiple semiconductor dies in a package
US 6297547 B1
Resumen
A semiconductor device includes multiple dies, in which a first die and a second die are mounted on a leadframe. The bond pads on the first and second dies are wirebonded to the leadframe. The first die, second die, and leadframe are encapsulated in a package.
Imágenes(4)
Previous page
Next page
Reclamaciones(2)
What is claimed is:
1. A multiple die package comprising:
a first die and a second die having bonding pads and front surfaces on which said bonding pads are located, said front surfaces facing in the same direction;
a leadframe, said die secured to said leadframe; and
a spacer to space said second die from said leadframe by a distance greater than the thickness of said die, said spacer secured between said second die and said leadframe and said first and second dice being on opposite sides of said leadframe.
2. The package of claim 1, wherein said spacer is formed by an offset portion of said leadframe.
Descripción

This is a continuation of prior application Ser. No. 09/023,547 filed Feb. 13, 1998, now U.S. Pat. No. 6,175,149.

BACKGROUND

The invention relates to mounting multiple semiconductor dies in a package.

A typical semiconductor device starts with a single die that is sawed from a silicon wafer. Circuitry is formed on the die by a series of deposition, masking, diffusion, etching, and implanting steps. The back of the die is bare. The die is attached to the leadframe by an adhesive layer that can also serve to electrically insulate the die from the leadframe. The die is then electrically connected to the leadframe by wirebonding the lead fingers of the leadframe to a bonding pads disposed around the periphery of the die (conventional configuration), or down the center of the die in a lead-on-chip (LOC configuration). After wirebonding, the die and the leadframe are encapsulated in a molded plastic package that is hermetically sealed to protect the die from moisture and physical stress. The lead fingers extend outside the plastic package to form leads that are folded down the side of the plastic package.

Various methods have been developed to increase package density. For example, U.S. Pat. No. 5,012,323, having the same assignee as the present application discloses a semiconductor package incorporating a pair of conventional semiconductor dies (a first die mounted over a second die) on a single lead frame. The bonding pads on a conventional die are located on its periphery. To enable the bonding pads of the second die to be wirebonded to the leadframe, the rectangular surface area of the first die (mounted over the second die) is shown as being smaller than that of the second die.

SUMMARY

In accordance with one aspect of the present invention, a multiple die package includes a pair of dies having bonding pads and front surfaces on which the bonding pads are located, the front surfaces facing oppositely from one another. The package also includes a lead frame. One of the dies is secured on the leadframe. A bond pad of that die is electrically connected to the leadframe.

In accordance with another aspect of the present invention, a multiple die package includes a pair of dies having bonding pads and front surfaces on which the bonding pads are located, the front surfaces facing in the same direction. The package also includes a leadframe. At least one of the dies is secured to the leadframe. A spacer is used for spacing the dies from one another.

In accordance with yet aspect of the present invention, a method involves mounting multiple semiconductor dies on a single leadframe by stacking at least two semiconductor dies having the same rectangular dimensions on top of one another. The stacked dies are electrically connected to the leadframe.

In accordance with but another aspect of the present invention, a method of connecting multiple semiconductor dies having bonding pads and a single leadframe having lead fingers includes mounting a first semiconductor die on the lead fingers of the leadframe. A second semiconductor die is stacked on the first semiconductor die. The bonding pads of the semiconductor dies are electrically connected to the lead fingers of the leadframe.

In accordance with another aspect of the present invention, a semiconductor device includes a plurality of semiconductor dies having the same rectangular dimensions. A leadframe has lead fingers to which the semiconductor dies are mounted. Conductors electrically connect the dies to the leadframe.

In accordance with yet another aspect of the present invention, a semiconductor device has a leadframe with a first surface, a second surface opposite the first surface, and lead fingers. A first die is located on the first surface, the first die having bond pads which are electrically contacted to the lead fingers on the first surface of the leadframe. A second die is located on the second surface, the second die having bond pads which are electrically contacted to the lead fingers on the second surface of the leadframe.

In accordance with but another aspect of the present invention, an integrated circuit package has a leadframe with first and second surface. A support member is mounted to a first surface of the leadframe. A first die is mounted to the support member, and a second die is mounted to a second surface of the leadframe.

Advantages of the invention include one or more of the following: a higher density integrated circuit device multiple dies having the same size may be mounted on a single leadframe, and a semiconductor package having both LOC and conventional dies. Other advantages will become apparent from the following description.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is an enlarged, cross-sectional view of a semiconductor device having first and second dies mounted on a leadframe.

FIG. 2 is an enlarged, cross-sectional view of a semiconductor device having first and second dies mounted underneath a leadframe.

FIG. 3 is an enlarged, cross-sectional view of a semiconductor device having first die mounted on top of a leadframe and a second die mounted underneath the leadframe.

FIG. 4 is an enlarged, cross-sectional view of a semiconductor device having first die mounted on a support frame that is mounted on top of a leadframe and a second die mounted underneath the leadframe.

FIG. 5 is an enlarged, cross-sectional view of a semiconductor device having first die mounted under an offset portion of a leadframe and a second die mounted on the leadframe under and spaced apart from the first die.

FIG. 6 is an enlarged, cross-sectional view of a semiconductor device having first die mounted on top of an offset portion of a leadframe and a second die mounted underneath the leadframe.

DETAILED DESCRIPTION

Referring to FIG. 1, a semiconductor package 10A includes a first semiconductor die 20 and a second semiconductor die 30 stacked one on top of the other and a leadframe 170 encapsulated by a package body 11. The package body 11 hermetically seals the first die 20, second die 30 and the leadframe 170 to protect the dies 20, 30 and the leadframe 170 from moisture and physical stress and mechanical damage. The package body 11 may be made of, for example, plastic, ceramic, or other hard and durable material, and may be a dual inline package (DIP), small outline J-lead package (SOJ), thin small outline package (TSOP), or any other type package.

The first die 20, which may have an LOC configuration, is mounted face down on the leadframe 170, with its face 21 adjacent a top surface 173 of the leadframe 170. The die 20 may be adhered to the leadframe 170 by an adhesive layer 160. The second die 30, which has a conventional configuration, is mounted face up on the first die 20, with its back 32 adjacent the back 22 of the first die 20, and adhered to the first die 20 by the adhesive layer 160. The adhesive layer 160 may be a nonconductive double adhesive tape such as the type conventionally used in LOC packages. Alternatively, a conductive adhesive layer can be used if a common electrical connection between the two die is required such as ground.

The leadframe 170 may be made of metal, for example, Alloy-42 and has leads 171 and lead fingers 172. The lead fingers 172 are encapsulated within the package body 11 and extend towards a center of the package body 11. The leads 171 extend outside the package body 11 and may be formed into through-holes, J-leads, gull wings, or other variations thereof. To facilitate soldering of leads 171 to an interconnecting structure, leads 171 may be tin plated or solder dipped.

One advantage of the semiconductor device 10A is that multiple dies may be conveniently encapsulated in a single package body. Another advantage of is that the multiple dies may have the same or may not have the same rectangular dimensions, even though both are shown as having the same dimensions in FIG. 1.

Referring to FIG. 2, a semiconductor package 10B includes a first LOC die 20 and a second conventional die 30 stacked one on top of the other. The face 21 of the first die 20 is oriented upwardly and is mounted to a bottom surface 174 of the leadframe 170. The face 31 of the other die 30 is directed away from the die 20. Otherwise, the embodiments shown in FIGS. 1 and 2 are the same.

A semiconductor package 10C, shown in FIG. 3, includes a first conventional die 40, a second conventional die 50, and a leadframe 170 encapsulated within the package body 11. A back 42 of the first die 40 is mounted on the bottom surface 174 of the leadframe 170 by the adhesive layer 160. The back 52 of the second die 50 is mounted to the top surface 173 of the leadframe 170 and adhered to leadframe 170 by another adhesive layer 160. Thus, the dies 40 and 50 face oppositely from one another. The first die 40 and second die 50 have a plurality of bonding pads 43 and 53 disposed along the periphery of their face 41 and 51. Bonding wires 44 and 54 of the dies 40 and 50 electrically connect bonding pads 43 and 53 to the lead fingers 172.

Referring now to FIG. 4, a semiconductor package 10D includes a first LOC die 60 mounted to the leadframe 170 with its face 61 adjacent the bottom surface 174 of the leadframe 170. A rectangular spacer 150 is attached to the top surface 173 of the leadframe 170 by an adhesive layer 161. This spacer can be in the form of two single strips or a window frame shape. The back 72 of a second conventional die 70 is mounted to the spacer 150 and adhered to the support frame 150 by the adhesive layer 160. The spacer 150, which may be made of a nonconductive material such as plastic, spaces the die 70 from the leadframe 170 and allows the dies 60 and 70 to face in the same direction. Moreover, the spacer 150 provides a space between the second conventional die 70 and the leadframe 170 that is greater than the thickness of the second conventional die 70.

The first die 60 has a plurality of bonding pads 63 disposed on its face 61 generally down the center of the die 60. The second die 70 has a plurality of bonding pads 73 disposed on its face 71 along the periphery. A plurality of bonding wires 64 and 74 electrically connect the bonding pads 63 and 73 to the lead fingers 172.

Referring now to FIG. 5, a semiconductor package 10E has a package body 11 that encapsulates a first upwardly facing LOC die 80, a second downwardly facing conventional die 90, and a leadframe 180. The leadframe 180 has leads 181 and lead fingers 182. Additionally, the leadframe 180 has an offset portion 184 formed in the lead fingers 182. The first die 80 is mounted to the leadframe 180 with its face 81 adjacent a bottom surface 185 of the offset portion 184, adhered to leadframe 180 by the adhesive layer 160. The second die 90 is mounted to leadframe 180 with its back 92 adjacent the bottom surface 185 of the upset portion 184 spaced apart from first die 80. The die 90 is adhered to the leadframe 180 by the adhesive layer 160.

The first die 80 has a plurality of bonding pads 83 disposed on its face 81 generally down the center. The second die 90 has a plurality of bonding pads 93 disposed on its face 91 along the periphery. The bonding pads 83 and 93 are connected to the lead fingers 182 by bonding wires 84 and 94 respectively.

Because of the smaller surface area of the offset portion 184 of the leadframe 180 as compared to the lead fingers 172 of the leadframe 170, the first die 80 and the second die 90 need not have the same rectangular dimensions. The offset 184 allows each back to back die 80 and 90 to be conveniently contacted.

It is not necessary that the two dies use the same leads, as shown in FIG. 5, for illustration purposes only. Alternatively, the offset portion 184 may be downwardly rather than upwardly directed and the die mounted on top of the leadframe 120 rather than under it.

Referring now to FIG. 6, a semiconductor package 10F includes a first downwardly facing LOC die 100, a second downwardly facing conventional die 90, and a leadframe 180. The package 10F in FIG. 6 is the same as the package 10E in FIG. 5 except for the first die 100, which may be the same size as the die 90. The first die 100 is mounted to the leadframe 180 with its face 101 adjacent a top surface 186 of the offset portion 184, and adhered to the leadframe 180 by the adhesive layer 160. Bonding pads 103 are disposed on the face 101 of the first die 100 generally down the center of the first die 100. Bonding wires 104 electrically connect the bonding pads 103 to the lead fingers 182. Alternatively, the off set 184 may be downwardly directed instead of upwardly directed so that the die 100 is on the bottom and the die 90 is on the top.

It is to be understood that the embodiments described above are merely illustrative of some of the many specific embodiment of the invention, and that other arrangements can be devised by one of ordinary skill in art at the time the invention was made without departing from the scope of the invention. For example, although FIGS. 1-6 illustrate packages with two dies, more dies may be mounted on a single leadframe.

Citas de patentes
Patente citada Fecha de presentación Fecha de publicación Solicitante Título
US5012323 *20 Nov 198930 Abr 1991Micron Technology, Inc.Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
US5114880 *28 May 199119 May 1992Motorola, Inc.Method for fabricating multiple electronic devices within a single carrier structure
US5147815 *1 Mar 199115 Sep 1992Motorola, Inc.Method for fabricating a multichip semiconductor device having two interdigitated leadframes
US5471369 *17 Mar 199428 Nov 1995Fujitsu LimitedSemiconductor device having a plurality of semiconductor chips
US5479051 *24 Sep 199326 Dic 1995Fujitsu LimitedSemiconductor device having a plurality of semiconductor chips
US5689135 *19 Dic 199518 Nov 1997Micron Technology, Inc.Multi-chip device and method of fabrication employing leads over and under processes
US5804874 *4 Mar 19978 Sep 1998Samsung Electronics Co., Ltd.Stacked chip package device employing a plurality of lead on chip type semiconductor chips
US5917242 *20 May 199629 Jun 1999Micron Technology, Inc.Combination of semiconductor interconnect
US6080264 *14 Mar 199727 Jun 2000Micron Technology, Inc.Combination of semiconductor interconnect
US6087722 *14 Abr 199911 Jul 2000Samsung Electronics Co., Ltd.Multi-chip package
US6118176 *26 Abr 199912 Sep 2000Advanced Semiconductor Engineering, Inc.Stacked chip assembly utilizing a lead frame
US6175149 *13 Feb 199816 Ene 2001Micron Technology, Inc.Mounting multiple semiconductor dies in a package
EP0461639A2 *12 Jun 199118 Dic 1991Hitachi, Ltd.Plastic-molded-type semiconductor device
JPH0448767A * Título no disponible
JPH03169062A * Título no disponible
JPS5662351A * Título no disponible
JPS6028256A * Título no disponible
Citada por
Patente citante Fecha de presentación Fecha de publicación Solicitante Título
US654837630 Ago 200115 Abr 2003Micron Technology, Inc.Methods of thinning microelectronic workpieces
US6552419 *20 Dic 200122 Abr 2003Sharp Kabushiki KaishaSemiconductor device and liquid crystal module using the same
US655291028 Jun 200022 Abr 2003Micron Technology, Inc.Interface coupling; durable; low cost
US656011730 Ago 20016 May 2003Micron Technology, Inc.Packaged microelectronic die assemblies and methods of manufacture
US656497918 Jul 200120 May 2003Micron Technology, Inc.Method and apparatus for dispensing adhesive on microelectronic substrate supports
US6593662 *2 Ago 200015 Jul 2003Siliconware Precision Industries Co., Ltd.Stacked-die package structure
US660793723 Ago 200019 Ago 2003Micron Technology, Inc.Stacked microelectronic dies and methods for stacking microelectronic dies
US6621156 *24 Ene 200216 Sep 2003Nec Electronics CorporationSemiconductor device having stacked multi chip module structure
US6627990 *6 Feb 200330 Sep 2003St. Assembly Test Service Ltd.Thermally enhanced stacked die package
US6737736 *28 Jun 200118 May 2004Renesas Technology Corp.Semiconductor device
US674054621 Ago 200225 May 2004Micron Technology, Inc.Packaged microelectronic devices and methods for assembling microelectronic devices
US674369630 Oct 20021 Jun 2004Micron Technology, Inc.Apparatus and method for leadless packaging of semiconductor devices
US674734816 Oct 20018 Jun 2004Micron Technology, Inc.Apparatus and method for leadless packaging of semiconductor devices
US675054726 Dic 200115 Jun 2004Micron Technology, Inc.Package comprising first microelectronic substrate coupled to second microelectronic substrate to form assembly, and conformal conductive link coupled between first and second connection sites and conforming to contour of assembly
US678789430 Oct 20027 Sep 2004Micron Technology, Inc.Apparatus and method for leadless packaging of semiconductor devices
US679070630 Oct 200214 Sep 2004Micron Technology, Inc.Apparatus and method for leadless packaging of semiconductor devices
US683600928 Ago 200228 Dic 2004Micron Technology, Inc.Packaged microelectronic components
US684141828 Ene 200411 Ene 2005Micron Technology, Inc.Multi-substrate microelectronic packages and methods for manufacture
US6841858 *27 Sep 200211 Ene 2005St Assembly Test Services Pte Ltd.Leadframe for die stacking applications and related die stacking concepts
US6843421 *13 Ago 200118 Ene 2005Matrix Semiconductor, Inc.Molded memory module and method of making the module absent a substrate support
US687027626 Dic 200122 Mar 2005Micron Technology, Inc.Apparatus for supporting microelectronic substrates
US688202129 Ago 200319 Abr 2005Micron Technology, Inc.Packaged image sensing microelectronic devices including a lead and methods of packaging image sensing microelectronic devices including a lead
US689676016 Ene 200224 May 2005Micron Technology, Inc.Fabrication of stacked microelectronic devices
US690640922 May 200214 Jun 2005Micron Technology, Inc.Multichip semiconductor package
US69245505 Abr 20042 Ago 2005Micron Technology, Inc.comprises die and an interposer substrate which includes depositing solder ball onto a ball-pad on the interposer substrate and molding to form casing; integrated circuits
US693691610 Feb 200430 Ago 2005Micron Technology, Inc.Microelectronic assemblies and electronic devices including connection structures with multiple elongated members
US694632528 Ago 200320 Sep 2005Micron Technology, Inc.Methods for packaging microelectronic devices
US696515429 Mar 200415 Nov 2005Renesas Technology Corp.Semiconductor device
US699502610 Feb 20047 Feb 2006Micron Technology, Inc.Methods for coupling a flowable conductive material to microelectronic substrates
US70224182 Sep 20044 Abr 2006Micron Technology, Inc.Fabrication of stacked microelectronic devices
US70377512 Sep 20042 May 2006Micron Technology, Inc.Fabrication of stacked microelectronic devices
US703775619 Feb 20032 May 2006Micron Technology, Inc.Stacked microelectronic devices and methods of fabricating same
US705728128 Abr 20036 Jun 2006Micron Technology Inc.Microelectronic component assemblies employing lead frames having reduced-thickness inner lengths
US70679058 Ago 200227 Jun 2006Micron Technology, Inc.Packaged microelectronic devices including first and second casings
US707142129 Ago 20034 Jul 2006Micron Technology, Inc.Stacked microfeature devices and associated methods
US7075177 *25 Jul 200111 Jul 2006Oki Electric Industry Co., Ltd.Semiconductor chip package
US709112413 Nov 200315 Ago 2006Micron Technology, Inc.Methods for forming vias in microelectronic devices, and methods for packaging microelectronic devices
US711600024 Feb 20043 Oct 2006Micron Technology, Inc.Underfilled, encapsulated semiconductor die assemblies and methods of fabrication
US71327346 Ene 20037 Nov 2006Micron Technology, Inc.Microelectronic component assemblies and microelectronic component lead frame structures
US714522821 Jul 20055 Dic 2006Micron Technology, Inc.Microelectronic devices
US7180166 *24 Nov 200420 Feb 2007Via Technologies, Inc.Stacked multi-chip package
US718313819 Mar 200327 Feb 2007Micron Technology, Inc.Method and apparatus for decoupling conductive portions of a microelectronic device package
US718348511 Mar 200327 Feb 2007Micron Technology, Inc.Microelectronic component assemblies having lead frames adapted to reduce package bow
US719869320 Feb 20023 Abr 2007Micron Technology, Inc.Microelectronic device having a plurality of stacked dies and methods for manufacturing such microelectronic assemblies
US7211883 *13 May 20051 May 2007Oki Electric Industry Co., Ltd.Semiconductor chip package
US723587115 Jul 200326 Jun 2007Micron Technology, Inc.Stacked microelectronic dies
US724752015 Mar 200524 Jul 2007Micron Technology, Inc.Microelectronic component assemblies and microelectronic component lead frame structures
US725032830 Ago 200431 Jul 2007Micron Technology, Inc.Microelectronic component assemblies with recessed wire bonds and methods of making same
US725302520 Ago 20047 Ago 2007Micron Technology, Inc.Multiple substrate microelectronic devices and methods of manufacture
US7262074 *8 Jul 200228 Ago 2007Micron Technology, Inc.Methods of fabricating underfilled, encapsulated semiconductor die assemblies
US729802515 Mar 200520 Nov 2007Micron Technology, Inc.Microelectronic component assemblies and microelectronic component lead frame structures
US72980319 Ago 200020 Nov 2007Micron Technology, Inc.Multiple substrate microelectronic devices and methods of manufacture
US730697416 Ago 200511 Dic 2007Micron Technology, Inc.Microelectronic devices and methods for manufacturing and operating packaged microelectronic device assemblies
US736832029 Ago 20036 May 2008Micron Technology, Inc.Method of fabricating a two die semiconductor assembly
US737212920 Abr 200513 May 2008Micron Technology, Inc.Two die semiconductor assembly and system including same
US737872310 Nov 200627 May 2008Micron Technology, Inc.Method and apparatus for decoupling conductive portions of a microelectronic device package
US74859691 Sep 20053 Feb 2009Micron Technology, Inc.Stacked microelectronic devices and methods for manufacturing microelectronic devices
US750428431 Ago 200517 Mar 2009Micron Technology, Inc.Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices
US751477629 Ene 20077 Abr 2009Micron Technology, Inc.Semiconductor/printed circuit board assembly, and computer system
US751823719 Abr 200614 Abr 2009Micron Technology, Inc.Microfeature systems including adhered microfeature workpieces and support members
US755744331 Ago 20057 Jul 2009Micron Technology, Inc.Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices
US760261825 Ago 200513 Oct 2009Micron Technology, Inc.Methods and apparatuses for transferring heat from stacked microfeature devices
US761587130 Jun 200610 Nov 2009Micron Technology, Inc.Method and apparatus for attaching microelectronic substrates and support members
US765236520 Nov 200726 Ene 2010Micron Technologies, Inc.Microelectronic component assemblies and microelectronic component lead frame structures
US769293123 Ago 20066 Abr 2010Micron Technology, Inc.Microelectronic packages with leadframes, including leadframes configured for stacked die packages, and associated systems and methods
US7705476 *6 Nov 200727 Abr 2010National Semiconductor CorporationIntegrated circuit package
US774115024 Ene 200722 Jun 2010Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US77423133 May 200622 Jun 2010Micron Technology, Inc.Stacked microfeature devices
US774594431 Ago 200529 Jun 2010Micron Technology, Inc.Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
US774980816 Sep 20086 Jul 2010Micron Technology, Inc.Stacked microelectronic devices and methods for manufacturing microelectronic devices
US775044913 Mar 20076 Jul 2010Micron Technology, Inc.Packaged semiconductor components having substantially rigid support members and methods of packaging semiconductor components
US775453115 Nov 200613 Jul 2010Micron Technology, Inc.Method for packaging microelectronic devices
US775922126 Abr 200620 Jul 2010Micron Technology, Inc.Methods for packaging microelectronic devices and microelectronic devices formed using such methods
US780750530 Ago 20055 Oct 2010Micron Technology, Inc.Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods
US781675025 Sep 200719 Oct 2010Aptina Imaging CorporationThin semiconductor die packages and associated systems and methods
US784305028 Sep 200730 Nov 2010Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods
US786844025 Ago 200611 Ene 2011Micron Technology, Inc.Packaged microdevices and methods for manufacturing packaged microdevices
US791038512 May 200622 Mar 2011Micron Technology, Inc.Method of fabricating microelectronic devices
US792382420 Nov 200712 Abr 2011Micron Technology, Inc.Microelectronic component assemblies and microelectronic component lead frame structures
US794752924 Oct 200724 May 2011Micron Technology, Inc.Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods
US796836928 Dic 200628 Jun 2011Micron Technology, Inc.Microelectronic devices and microelectronic support devices, and associated assemblies and methods
US803074812 Ene 20094 Oct 2011Micron Technology, Inc.Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices
US806782721 May 200729 Nov 2011Micron Technology, Inc.Stacked microelectronic device assemblies
US809373025 Oct 200610 Ene 2012Micron Technology, Inc.Underfilled semiconductor die assemblies and methods of forming the same
US8101459 *29 Abr 200424 Ene 2012Micron Technology, Inc.Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween
US811151510 Sep 20097 Feb 2012Micron Technology, Inc.Methods and apparatuses for transferring heat from stacked microfeature devices
US813861321 Mar 201120 Mar 2012Micron Technology, Inc.Microelectronic devices
US8169058 *21 Ago 20091 May 2012Stats Chippac, Ltd.Semiconductor device and method of stacking die on leadframe electrically connected by conductive pillars
US81741011 Sep 20058 May 2012Micron Technology, Inc.Microelectronic devices and microelectronic support devices, and associated assemblies and methods
US819872029 Nov 201012 Jun 2012Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods
US820275413 Jun 200619 Jun 2012Micron Technology, Inc.Packaged microelectronic devices recessed in support member cavities, and associated methods
US820321329 Jun 201019 Jun 2012Micron Technology, Inc.Methods for packaging microelectronic devices and microelectronic devices formed using such methods
US82787518 Feb 20052 Oct 2012Micron Technology, Inc.Methods of adhering microfeature workpieces, including a chip, to a support member
US829887111 Ene 201130 Oct 2012National Semiconductor CorporationMethod and leadframe for packaging integrated circuits
US831933218 May 201027 Nov 2012Micron Technology, Inc.Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
US835430110 Ene 201115 Ene 2013Micron Technology, Inc.Packaged microdevices and methods for manufacturing packaged microdevices
US83999712 Jun 201019 Mar 2013Micron Technology, Inc.Packaged microelectronic devices and methods for manufacturing packaged microelectronic devices
US840078022 Jun 201019 Mar 2013Micron Technology, Inc.Stacked microfeature devices
US844113217 Feb 201214 May 2013Micron Technology, Inc.Packaged microelectronic devices recessed in support member cavities, and associated methods
US850731820 May 200913 Ago 2013Micron Technology, Inc.Method for manufacturing microelectronic devices
US85195233 Oct 201127 Ago 2013Micron Technology, Inc.Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices
US852532018 May 20113 Sep 2013Micron Technology, Inc.Microelectronic die packages with leadframes, including leadframe-based interposer for stacked die packages, and associated systems and methods
US85367028 Jun 201217 Sep 2013Micron Technology, Inc.Microelectronic die packages with metal leads, including metal leads for stacked die packages, and associated systems and methods
US858710928 Nov 201119 Nov 2013Micron Technology, Inc.Stacked microelectronic dies and methods for stacking microelectronic dies
US870359927 Nov 201222 Abr 2014Micron Technology, Inc.Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
US87043802 Sep 201022 Abr 2014Micron Technology, Inc.Methods for wafer-level packaging of microfeature devices and microfeature devices formed using such methods
US877294714 Jun 20128 Jul 2014Micron Technology, Inc.Methods for packaging microelectronic devices and microelectronic devices formed using such methods
US877873228 Jun 201115 Jul 2014Micron Technology, Inc.Microelectronic devices and microelectronic support devices, and associated assemblies and methods
US20090289337 *5 Ago 200926 Nov 2009Semiconductor Manufacturing International (Shanghai) CorporationLead Frame
US20110042798 *21 Ago 200924 Feb 2011Stats Chippac, Ltd.Semiconductor Device and Method of Stacking Die on Leadframe Electrically Connected by Conductive Pillars
Eventos legales
FechaCódigoEventoDescripción
6 Mar 2013FPAYFee payment
Year of fee payment: 12
4 Mar 2009FPAYFee payment
Year of fee payment: 8
9 Mar 2005FPAYFee payment
Year of fee payment: 4