Búsqueda Imágenes Maps Play YouTube Noticias Gmail Drive Más »
Iniciar sesión
Usuarios de lectores de pantalla: deben hacer clic en este enlace para utilizar el modo de accesibilidad. Este modo tiene las mismas funciones esenciales pero funciona mejor con el lector.

Patentes

  1. Búsqueda avanzada de patentes
Número de publicaciónUS6316302 B1
Tipo de publicaciónConcesión
Número de solicitudUS 09/604,051
Fecha de publicación13 Nov 2001
Fecha de presentación26 Jun 2000
Fecha de prioridad26 Jun 1998
TarifaPagadas
También publicado comoUS6124610, WO2000001011A1
Número de publicación09604051, 604051, US 6316302 B1, US 6316302B1, US-B1-6316302, US6316302 B1, US6316302B1
InventoresJon D. Cheek, Derick J. Wristers, Anthony J. Toprac
Cesionario originalAdvanced Micro Devices, Inc.
Exportar citaBiBTeX, EndNote, RefMan
Enlaces externos: USPTO, Cesión de USPTO, Espacenet
Isotropically etching sidewall spacers to be used for both an NMOS source/drain implant and a PMOS LDD implant
US 6316302 B1
Resumen
A method is provided for isotropically etching pairs of sidewall spacers to reduce the lateral thickness of each sidewall spacer. In an embodiment, first and second pairs of sidewall spacers are concurrently formed upon the opposed sidewall surfaces of respective first and second gate conductors. The first and second gate conductors are spaced laterally apart upon isolated first and second active areas of a semiconductor substrate, respectively. Advantageously, a single set of sidewall spacer pairs are used as masking structures during the formation of source and drain regions of an NMOS transistor and LDD areas of a PMOS transistor. That is, the n+ source/drain (“S/D”) implant is self-aligned to the outer lateral edge of the first pair of sidewall spacers prior to reducing the lateral thicknesses of the sidewall spacers. However, the p LDD implant is self-aligned to the outer lateral edge of the second pair of sidewall spacers after the spacer thicknesses have been reduced. Therefore, multiple pairs of sidewall spacers need not be formed laterally adjacent the sidewall surfaces of the gate conductors to vary the spacing between the implant regions and the gate conductors of the ensuing integrated circuit.
Imágenes(6)
Previous page
Next page
Reclamaciones(21)
What is claimed is:
1. A method for forming an integrated circuit, comprising:
providing first and second gate conductors laterally spaced apart and dielectrically spaced above respective first and second active areas of a semiconductor substrate;
implanting a first concentration of a first type of dopant into regions of the first active area aligned with opposed sidewalls of the first gate conductor;
subsequent to said implanting a first concentration of a first type of dopant into regions of the first active area aligned with opposed sidewalls of the first gate conductor, forming first and second pairs of sidewall spacers extending laterally from respective first and second opposed sidewall surfaces of the first and second gate conductors;
implanting the first type of dopant into source and drain regions of the first active area spaced from the first gate conductor by the first pair of sidewall spacers;
isotropically etching the first and second pairs of sidewall spacers to reduce a lateral thickness of the first and second pairs of sidewall spacers; and
implanting a second type of dopant into regions of the second active area spaced from the second gate conductor by the second pair of sidewall spacers having the reduced lateral thickness.
2. The method of claim 1, wherein the first active area is laterally spaced from the second active area by an isolation structure.
3. The method of claim 1, further comprising, prior to said implanting a first concentration of a first type of dopant into regions of the first active area aligned with opposed sidewalls of the first gate conductor, forming a first masking layer across the second gate conductor and the second active area.
4. The method of claim 3, wherein the first type of dopant is implanted into the first source and drain regions at a second concentration greater than the first concentration.
5. The method of claim 4, further comprising removing the first masking layer from the second gate conductor and the second active area prior to said forming first and second pairs of sidewall spacers.
6. The method of claim 5, further comprising forming a second masking layer across the second gate conductor, the second pair of sidewall spacers, and the second active area prior to said implanting the first type of dopant into the first source and drain regions.
7. The method of claim 6, wherein the first type of dopant comprises an n-type dopant species.
8. The method of claim 6, further comprising removing the second masking layer prior to said isotropically etching the first and second pairs of sidewall spacers.
9. The method of claim 8, further comprising forming a third masking layer across the first gate conductor, the first pair of sidewall spacers, and the first source and drain regions prior to said implanting a second type of dopant into regions of the second active area.
10. The method of claim 9, wherein the second type of dopant comprises a p-type dopant species.
11. The method of claim 9, further comprising removing the third masking layer, and forming third and fourth pairs of sidewall spacers laterally extending from the first and second pairs of sidewall spacers, respectively, subsequent to said implanting a second type of dopant into regions of the second active area.
12. The method of claim 11, further comprising forming a fourth masking layer across the first gate conductor, the first and third pairs of sidewall spacers, and the first active area.
13. The method of claim 12, further comprising implanting the second type of dopant into second source and drain regions of the second active area at a higher concentration than said implanting a second type of dopant into regions of the second active area, wherein the second source and drain regions are spaced from the second gate conductor by the second and fourth pairs of sidewall spacers.
14. A method for forming an integrated circuit, comprising:
forming a first pair of sidewall spacers on opposed sidewall surfaces of a first gate conductor and a second pair of sidewall spacers on opposed sidewall surfaces of a second gate conductor;
implanting a first type of dopant into first regions of a semiconductor substrate self-aligned to outer lateral edges of said first pair of sidewall spacers;
etching the first and second pairs of sidewall spacers to reduce a lateral thickness of the first and second pairs of sidewall spacers;
implanting a second type of dopant into second regions of the semiconductor substrate self-aligned to outer lateral edges of the second pair of sidewall spacers having the reduced lateral thickness;
subsequent to said etching, forming a third pair of sidewall spacers laterally extending from said first pair of sidewall spacers and a fourth pair of sidewall spacers laterally extending from said second pair of sidewall spacers; and
implanting the second type of dopant into third regions of the semiconductor substrate self-aligned to outer lateral edges of the fourth pair of sidewall spacers.
15. The method as recited in claim 14, further comprising, prior to said forming a first pair of sidewall spacers, implanting the first type of dopant into fourth regions of the semiconductor substrate self-aligned to outer lateral edges of said first gate conductor.
16. The method as recited in claim 14, wherein the combined lateral thickness on each side of said second gate conductor of said second pair of sidewall spacers after said etching and said fourth pair of sidewall spacers is greater than said second pair of sidewall spacers before said etching.
17. The method as recited in claim 14, wherein said first and second sidewall spacers are formed from a single type of spacer material.
18. A method for forming an integrated circuit, comprising:
providing first and second gate conductors laterally spaced apart and dielectrically spaced above respective first and second active areas of a semiconductor substrate;
forming first and second pairs of sidewall spacers extending laterally from respective first and second opposed sidewall surfaces of the first and second gate conductors, wherein said first and second sidewall spacers are formed from a single type of spacer material;
implanting a first type of dopant into source and drain regions of the first active area spaced from the first gate conductor by the first pair of sidewall spacers;
isotropically etching the first and second pairs of sidewall spacers to reduce a lateral thickness of the first and second pairs of sidewall spacers; and
implanting a second type of dopant into regions of the second active area spaced from the second gate conductor by the second pair of sidewall spacers having the reduced lateral thickness.
19. The method as recited in claim 18, further comprising prior to said forming first and second pairs of sidewall spacers, implanting the first type of dopant into regions of the first active area self-aligned to first gate conductor.
20. The method as recited in claim 18, further comprising, subsequent to said implanting a second type of dopant:
forming third and fourth pairs of sidewall spacers laterally extending from said first and second pairs of sidewall spacers respectively; and
implanting the second type of dopant into source and drain regions of the second active area spaced from the second gate conductor by the combined lateral thickness of the second pair of sidewall spacers having the reduced lateral thickness and the fourth pair of sidewall spacers.
21. A method for forming an integrated circuit, comprising:
forming a first pair of sidewall spacers on opposed sidewall surfaces of a first gate conductor and a second pair of sidewall spacers on opposed sidewall surfaces of a second gate conductor;
forming first dopant regions self-aligned said first pair of sidewall spacers;
etching the second pair of sidewall spacers to reduce a lateral thickness of the second pair of sidewall spacers;
forming second dopant regions self-aligned to the second pair of sidewall spacers having the reduced lateral thickness;
subsequent to said etching, forming an additional pair of sidewall spacers laterally extending from said second pair of sidewall spacers; and
forming third dopant regions self-aligned to the additional pair of sidewall spacers.
Descripción

This application is a divisional of U.S. Ser. No. 09/105,872 filed Jun. 26, 1998 now U.S. Pat. No. 6,124,610.

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to integrated circuit fabrication and, more particularly, to isotropically etching sidewall spacers formed upon the opposed sidewall surfaces of a pair of CMOS (one NMOS and one PMOS) gate conductors to reduce the lateral thickness of each spacer. The sidewall spacers are isotropically etched after performing a source/drain implant self-aligned to the pair of sidewall spacers arranged upon the NMOS gate conductor so that they may also be used to perform an LDD implant self-aligned to the pair of sidewall spacers arranged upon the PMOS gate conductor.

2. Description of the Related Art

Fabrication of a MOSFET device is well known. Generally speaking, MOSFETs are manufactured by placing an undoped polycrystalline (“polysilicon”) material over a relatively thin gate oxide. The polysilicon material is then patterned to form a gate conductor directly above a channel region of the substrate. A dopant species is implanted into the gate conductor and regions of the substrate exclusive of the channel region, thereby forming source and drain regions (i.e., junctions) adjacent to and on opposite sides of the channel region. If the dopant species used for forming the source and drain regions is n-type, then the resulting MOSFET is an NMOSFET (“n-channel”) transistor device. Conversely, if the dopant species is p-type, then the resulting MOSFET is a PMOSFET (“p-channel”) transistor device. Integrated circuits utilize either n-channel devices exclusively, p-channel devices exclusively, or a combination of both (CMOS) on a single substrate. While both types of devices can be formed, the devices are distinguishable based on the dopant species used.

As device dimensions continue to shrink, transistor devices become more sensitive to so-called short-channel effects (“SCE”). The distance between a source-side junction and a drain-side junction is often referred to as the physical channel length. However, after implantation and subsequent diffusion of the junctions, the actual distance between junctions becomes less than the physical channel length and is often referred to as the effective channel length (“Leff”). In VLSI designs, as the physical channel becomes small, so too must the Leff. SCE becomes a predominant problem whenever Leff drops below approximately 0.2 μm.

Generally speaking, SCE impacts device operation by, inter alia, reducing device threshold voltages and increasing sub-threshold currents. As Leff becomes quite small, the depletion regions associated with the source and drain areas within the junctions may extend toward one another and substantially occupy the channel area. Henceforth, some of the channel will be partially depleted without any influence of gate voltage. As a result, less gate charge is required to invert the channel of a transistor having a short Leff. Somewhat related to threshold voltage lowering is the concept of sub-threshold current flow. Even at times when the gate voltage is below the threshold value, current between the source and drain nonetheless exists for transistors having a relatively short Leff. One method in which to control SCE is to increase the dopant concentration within the body of the device. Unfortunately, increasing dopant within the body deleteriously increases potential gradients in the device.

In addition to promoting SCE, reducing device dimensions may cause the lateral electric field in MOS devices to increase, giving rise to so-called hot carrier effects (“HCE”). HCE is a phenomena in which the kinetic energy of charged carriers (holes or electrons) within the channel region of a device is increased as the carriers are accelerated through large potential gradients. As a result of this increase in kinetic energy, the charged carriers are injected into the gate oxide wherein they may become trapped. The greatest potential gradient, often referred to as the maximum electric field (“Em”) occurs near the drain during saturated operation. As a result of electron entrapment within the gate oxide, a net negative charge density forms in the gate oxide. The trapped charge can accumulate with time, resulting in a positive threshold shift in an NMOS transistor, or a negative threshold shift in a PMOS transistor.

To overcome the problems related to SCE and HCE, an alternative drain structure known as the lightly doped drain (“LDD”) is commonly used. The purpose of the LDD is to absorb some of the potential into the drain and thus reduce Em. A conventional LDD structure is one in which a light concentration of dopant is self-aligned to the gate conductor followed by a heavier concentration of dopant self-aligned to the gate conductor on which a pair of sidewall spacers has been formed. The purpose of the first implant dose is to produce lightly doped sections within an active area of the substrate near the channel. The second implant dose is spaced from the channel by a distance substantially equivalent to the thickness of each sidewall spacer. The second implant dose forms heavily doped source and drain regions within the active area laterally outside the LDD areas. In this manner, the lateral thickness of each sidewall spacer dictates the length of each LDD area.

Unfortunately, lateral migration of dopant species within both the source and drain regions and the LDD areas of a PMOS transistor can offset the benefits of having those LDD areas. P-type dopant species, e.g., boron, are typically relatively small in size. As such, the p-type dopant species easily diffuse through interstitial and vacancy positions within the substrate to other sections of the substrate in response to being heated during subsequent processing steps. As a result of dopant diffusion, the source and drain regions may eventually extend completely to the gate conductor while the LDD areas may extend partially underneath the gate conductor. The lateral migration of dopant species into the channel region reduces the Leff of the transistor, and thus may lead to detrimental SCE and HCE. Thus, it may be of benefit to unconventionally displace the PMOS LDD areas away from the gate conductor to provide protection against SCE and HCE.

FIGS. 1-4 illustrate a conventional sequence of processing steps which may be used to form a CMOS circuit in which the LDD areas of a PMOS transistor are laterally offset from the sidewalls surfaces of a corresponding gate conductor. FIG. 1 depicts a partial cross-sectional view of a single crystalline silicon substrate 10 which is slightly doped with n-type dopant species. Shallow trench isolation structures 14 laterally isolate active areas 6 and 8 of substrate 10. A p-type well 12 resides within an upper portion of active area 6 between a pair of isolation structures 14. A pair of gate conductors 22 are spaced above separate active areas of substrate 10 by a gate dielectric 20. For example, three pairs of sidewall spacers 24 a, 24 b, and 24 c may be formed laterally adjacent the opposed sidewall surfaces of each gate conductor 22. Sidewall spacers 24 a and 24 c are typically composed of a dielectric, i.e., silicon dioxide, which is dissimilar to the dielectric, i.e., silicon nitride, from which sidewall spacers 24 b are made. As such, each of the sidewall spacers 24 a, 24 b, and 24 c may be selectively etched without removing the adjacent spacer. As shown in FIG. 1, a masking layer 26 may be formed upon active area 6 and the sidewall spacers and the gate conductor 22 residing above active area 6. Subsequent to forming masking layer 26, a p+ source/drain implant self-aligned to the exposed lateral edges of sidewall spacers 24 a is forwarded into the unmasked areas of substrate 10 to from source and drain regions 28.

After removing masking layer 26, sidewall spacers 24 c are removed from sidewall spacers 24 b using an etch technique which is highly selective to silicon dioxide (“oxide”) relative to silicon nitride (“nitride”). Another masking layer 30 is formed upon active area 8 and the structures overlying the active area, as shown in FIG. 2. Thereafter, an n+ source/drain implant self-aligned to the exposed lateral edges of sidewall spacers 24 b is performed to form source and drain regions 32 within well 12. Absent sidewall spacers 24 c, source and drain regions 32 are placed such that they are closer to the adjacent gate conductor 22 than are source and drain regions 28. Subsequently, masking layer 30 is removed from active area 8, and sidewall spacers 24 b are removed from sidewall spacers 24 a using an etch technique which exhibits a high etch selectivity ratio of nitride to oxide. After forming a masking layer 34 upon active area 6 and the structures overlying active area 6, a p LDD implant is performed. In this manner, LDD areas 36 are formed within active area 8 laterally aligned to the exposed lateral edges of sidewall spacers 24 a, immediately adjacent to source and drain regions 28.

As shown in FIG. 4, sidewall spacers 24 a and masking layer 34 may then be removed, followed by the formation of a masking layer 38 upon active area 8 and the overlying gate conductor 22. An n LDD implant which is self-aligned to the opposed sidewall surfaces of the unmasked gate conductor 22 is forwarded into well 12 to form LDD areas 40. An NMOS transistor 42 and a PMOS transistor 44 are thusly placed upon and within substrate 10. Although source and drain regions 28 and LDD areas 36 of PMOS transistor 46 may include high-diffusing dopant species, initially placing them a spaced distance from gate conductor 22 reduces the possibility that they might migrate laterally underneath the gate conductor.

The process of forming three pairs of sidewall spacers laterally adjacent each gate conductor, sequentially removing each pair of spacers, and masking certain active areas while implanting dopants into other active areas is unfortunately very time consuming. First of all, since sidewall spacers 24 a and 24 c are composed of oxide while sidewall spacer 24 b is composed of nitride, a separate deposition and anisotropic etch step is required for each spacer. Further, each time an implantation step is performed, one mask is removed from certain active areas while another mask is formed across other active areas. Also, since a different pair of spacers is selectively etched before each implantation step, time must be allotted for the preparation of each etch process and each implantation process. It would therefore be desirable to reduce the number of processing steps, and hence the amount of time required to form a CMOS circuit in which the junctions of the PMOS transistors are laterally spaced from adjacent gate conductors while those of the NMOS transistors are positioned immediately adjacent the gate conductors.

SUMMARY OF THE INVENTION

The problems outlined above are in large part solved by the technique hereof for isotropically etching pairs of sidewall spacers to reduce the lateral thickness of each sidewall spacer. In an embodiment, first and second pairs of sidewall spacers are concurrently formed upon the opposed sidewall surfaces of respective first and second gate conductors. The first and second gate conductors are spaced laterally apart upon isolated first and second active areas of a semiconductor substrate, respectively. Advantageously, a single set of sidewall spacer pairs are used as masking structures during the formation of source and drain regions of an NMOS transistor and LDD areas of a PMOS transistor. That is, the n+ source/drain (“S/D”) implant is self-aligned to the outer lateral edge of the first pair of sidewall spacers prior to reducing the lateral thicknesses of the sidewall spacers. However, the p LDD implant is self-aligned to the outer lateral edge of the second pair of sidewall spacers after the spacer thicknesses have been reduced. Therefore, multiple pairs of sidewall spacers need not be formed laterally adjacent the sidewall surfaces of the gate conductors to vary the spacing between the implant regions and the gate conductors of the ensuing integrated circuit.

Prior to fabricating the sidewall spacers, an n LDD implant which is self-aligned to the opposed sidewall surfaces of the first gate conductor is forwarded into the first active area. As such, the LDD areas of the PMOS transistor are displaced from the corresponding gate conductor while the LDD areas of the NMOS transistor are positioned immediately adjacent the corresponding gate conductor. Subsequent to performing the p LDD implant, third and fourth pairs of sidewall spacers are formed laterally extending from the first and second pairs of sidewall spacers, respectively. A p+ S/D implant is then self-aligned to the exposed lateral edges of the fourth pair of sidewall spacers, thereby forming source and drain regions within the second active area. The combined lateral thickness of adjacent first and third spacers is substantially greater than the original lateral thickness of each individual third spacer. Accordingly, the source and drain regions of the PMOS transistor are laterally spaced from the second gate conductor by a distance that is substantially greater than the distance by which the source and drain regions of the NMOS transistor are spaced from the first gate conductor.

Removing the graded junctions (i.e., source and drain regions and LDD areas) of the PMOS transistor away from the second gate conductor gives the dopant species some leeway between the junctions and the channel region of the substrate beneath the gate conductor. Absent the additional spacing between the PMOS junctions and the second gate conductor, the relatively fast-diffusing p-type dopant species, e.g., boron, could inadvertently migrate into the channel region, and thus reduce the Leff of the PMOS transistor. As such, displacing the PMOS junctions from the second gate conductor lowers the risk of SCE and HCE. Advantageously, fewer steps are required to form the CMOS transistor in which the PMOS junctions are displaced from their corresponding gate conductor by a greater distance than the NMOS junctions are displaced from their corresponding gate conductor. In particular, only two pairs of sidewall spacers are formed upon the sidewall surfaces of each gate conductor. As such, the deposition time and anisotropic etch time required to form a third spacer is eliminated. Also, it is not necessary to remove one spacer from another spacer to achieve the desired junction configuration. Accordingly, less time is required to fabricate the transistor devices which are substantially resistant to HCE and SCE. Therefore, the overall throughput of the integrated circuit manufacturer is increased by reducing the lateral thicknesses of a single set of sidewall spacer pairs so that they may be used for both an n+ S/D implant and a p LDD implant.

According to an embodiment, a semiconductor substrate is provided which includes a first active area laterally isolated from a second active area by an isolation structure. A first gate conductor and a second gate conductor have been patterned laterally spaced apart upon respective first and second active areas. The first and second gate conductors are spaced above the substrate by a gate dielectric and are laterally bounded by respective first and second opposed sidewall surfaces. A first masking layer is formed upon the second active area and the second gate conductor, followed by forwarding an n LDD implant self-aligned to the first opposed sidewall surfaces into the first active area. The first masking layer is removed, and the first and second pairs of sidewall spacers are then formed laterally extending from the respective first and second opposed sidewall surfaces. Preferably the sidewall spacers comprise a dielectric, e.g., oxide or nitride. A second masking layer is then patterned upon the second active area, the second pair of sidewall spacers, and the second gate conductor. Subsequently, an n+ S/D implant of n-type dopants, e.g., arsenic, is forwarded into first source and drain regions of the first active area which are spaced from the first gate conductor by the first pair of sidewall spacers. The n+ S/D implant is performed at a higher dose and energy than the n LDD implant so that the resulting first source and drain regions contain a higher dopant concentration than the resulting first LDD areas. An NMOS transistor is thus formed upon and within the first active area.

After removing the second masking layer from the semiconductor topography, the first and second pairs of sidewall spacers are isotropically etched using, e.g., a plasma etch chemistry which readily removes the spacer material. In this manner, the lateral thickness of each sidewall spacer is reduced. Thereafter, a third masking layer is formed upon the first active area, the first pair of sidewall spacers, and the first gate conductor. A p implant is then performed to incorporate p-type dopants, e.g., boron, into regions of the second active area spaced from the second gate conductor by the second pair of sidewall spacers having the reduced thicknesses. The third masking layer is removed so that third and fourth pairs of sidewall spacers may be formed upon the first and second pairs of sidewall spacers, respectively. As such, the third pair of sidewall spacers extend laterally from first outer edges that laterally bound the first pair of sidewall spacers to third outer edges that laterally bound the third pair of sidewall spacers. Also, the fourth pair of sidewall spacers extend laterally from second outer edges that laterally bound the second pair of sidewall spacers to fourth outer edges that laterally bound the fourth pair of sidewall spacers.

After patterning a masking layer upon the first active area, the first and third pairs of sidewall spacers, and the first gate conductor, a p+ implant performed at a higher dose and energy than the p implant is forwarded into second source and drain regions of the second active area. The second source and drain regions are laterally spaced from the second gate conductor by the second and fourth pairs of sidewall spacers. The second LDD areas of the resulting PMOS transistor are arranged within the second active area, approximately aligned between the second and fourth outer edges of the second and fourth pairs of sidewall spacers, respectively. The second source and drain regions are positioned within the second active area immediately adjacent to the second LDD areas. On the other hand, the first LDD areas of the NMOS transistor reside within the first active area, approximately aligned to the first opposed sidewall surfaces of the first gate conductor. The outer lateral edges of the first LDD areas are interposed between, and laterally displaced from, the first and third outer edges of the first and third pairs of sidewall spacers, respectively. The first source and drain regions are arranged within the first active area beside the first LDD areas.

BRIEF DESCRIPTION OF THE DRAWINGS

Other objects and advantages of the invention will become apparent upon reading the following detailed description and upon reference to the accompanying drawings in which:

FIGS. 1-4 depict a cross-sectional view of a sequence of conventional processing steps used to form a CMOS integrated circuit, wherein three pairs of sidewall spacers are employed to form graded junctions of transistor devices;

FIG. 5 depicts a partial cross-sectional view of a semiconductor topography in which first and second gate conductors are arranged upon respective first and second active areas of a semiconductor substrate, wherein a first masking layer is formed upon the second active area and the second gate conductor;

FIG. 6 depicts a partial cross-sectional view of the semiconductor topography, wherein an n LDD implant forwarded into the first active area is self-aligned to the first opposed sidewall surfaces of the first gate conductor, subsequent to the step in FIG. 5;

FIG. 7 depicts a partial cross-sectional view of the semiconductor topography, wherein first and second pairs of sidewall spacers are formed upon respective first and second opposed sidewall surfaces which bound the first and second gate conductors, respectively, subsequent to the step in FIG. 6;

FIG. 8 depicts a partial cross-sectional view of the semiconductor topography, wherein a second masking layer is formed upon the second active area, and an n+ implant forwarded into the first active area is self-aligned to the exposed lateral edges of the first pair of spacers, subsequent to the step in FIG. 7;

FIG. 9 depicts a partial cross-sectional view of the semiconductor topography, wherein the first and second pairs of sidewall spacers are isotropically etched to reduce the lateral thickness of each spacer after removing the second masking layer from the second active area, subsequent to the step in FIG. 8;

FIG. 10 depicts a partial cross-sectional view of the semiconductor topography, wherein a third masking layer is formed upon the first active area, and wherein a p LDD implant forwarded into the second active area is self-aligned to the exposed lateral edges of the second pair of sidewall spacers, subsequent to the step in FIG. 9;

FIG. 11 depicts a partial cross-sectional view of the semiconductor topography, wherein third and fourth pairs of sidewall spacers are formed laterally extending from respective first and second sidewall spacers, subsequent to the step in FIG. 10;

FIG. 12 depicts a partial cross-sectional view of a semiconductor topography, wherein a fourth masking layer is formed upon the first active area, and wherein a p+ LDD implant forwarded into the second active area is self-aligned to the exposed lateral edges of the fourth pair of sidewall spacers, subsequent to the step in FIG. 11; and

FIG. 13 depicts a partial cross-sectional view of a semiconductor topography, wherein the fourth masking layer is removed from the first active area to complete the formation of NMOS and PMOS transistors, subsequent to the step in FIG. 12.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof are shown by way of example in the drawings and will herein be described in detail. It should be understood, however, that the drawings and detailed description thereto are not intended to limit the invention to the particular form disclosed, but on the contrary, the intention is to cover all modifications, equivalents and alternatives falling within the spirit and scope of the present invention as defined by the appended claims.

DETAILED DESCRIPTION OF THE INVENTION

Turning now to FIG. 5, a partial cross-sectional view of a semiconductor substrate 50 is depicted. Substrate 50 preferably comprises single crystalline silicon which has been slightly doped with n-type impurities. Substrate 50 includes first and second active areas 46 and 48 which are isolated from each other and from other active areas within substrate 50 by well-known shallow trench isolation structures 54. Alternatively, trench isolation structures 50 may be replaced with well-known LOCOS structures. A p-type well 52 has been formed within an upper portion of first active area 46 using ion implantation of p-type species therein. In an alternate embodiment, bulk substrate 50 may be slightly doped with p-type impurities, and an n-type well may be arranged within active area 48. A pair of gate conductors 58 a and 58 b have been patterned a lateral spaced distance apart upon first and second active areas 46 and 48, respectively. Gate conductors 58 a and 58 b may comprise, e.g., polysilicon which has been chemically-vapor deposited from a silane source. A gate dielectric 56 comprising, e.g., oxide, is interposed between substrate 50 and each gate conductor. As shown in FIG. 5, a masking layer 60 is patterned across active area 48 and gate conductor 58 b which leaves well 52 and gate conductor 58 a uncovered. Masking layer 60 may comprise, e.g., photoresist which is patterned using optical lithography.

Subsequent to forming masking layer 60, an n LDD implant is forwarded into areas 62 of p-type well 52 which are not masked by gate conductor 58 a. Appropriate n-type dopant species for the LDD implant include arsenic and phosphorus. FIG. 7 illustrates the formation of first and second pairs of sidewall spacers 66 a and 66 b laterally extending from the opposed sidewall surfaces of respective first and second gate conductors 58 a and 58 b. Masking layer 60 is stripped from active area 48 prior to spacer formation. Sidewall spacers 66 a and 66 b may be formed by first depositing a spacer material, e.g., oxide or nitride, across the semiconductor topography, as indicated by dotted line 64. Thereafter, the spacer material is anisotropically etched such that ion ablation of horizontally oriented surfaces occurs at a faster rate than ion ablation of vertically oriented surfaces. The etch preferably terminates before substantial portions of substrate 50 and gate conductor 58 can be removed. Using the anisotropic etch allows the spacer material to be retained upon the sidewall surfaces of gate conductors 58 a and 58 b in the form of sidewall spacers 66 a and 66 b.

Turning to FIG. 8, a masking layer 68 comprising, e.g., photoresist, is then patterned upon active area 48 of substrate 50, sidewall spacers 66 b, and gate conductor 58 b. Thereafter, an n+ S/D implant of n-type dopant species are forwarded into source and drain regions 70 of well 52 which are displaced from gate conductor 58 a by a distance substantially equivalent to the lateral thickness of each sidewall spacer 66 a. The n+ S/D implant is performed at a higher dose and energy than is the n LDD implant. Source and drain regions 70 dominate a substantial portion of the previously implanted areas 62 such that LDD areas 62 become primarily positioned beneath sidewall spacers 66 a. Subsequently, as depicted in FIG. 9, masking layer 68 is removed, and sidewall spacers 66 a and 66 b are concurrently isotropically etched to reduce their lateral thicknesses. A plasma etch technique which exhibits a high selectivity to the spacer material relative to silicon may, for example, be used. As shown in FIG. 10, a masking layer 72 comprising, e.g., photoresist, is then patterned upon active area 46, gate conductor 58 a, and sidewall spacers 66 a. A p LDD implant is forwarded into areas 74 of active area which are laterally spaced from gate conductor 58 b by a distance substantially equivalent to the reduced lateral thickness of each sidewall spacers 66 b. Appropriate p-type dopant species from the implant include boron and boron difluoride.

Turning to FIG. 11, masking layer 72 is removed and third and fourth pairs of sidewall spacers 78 a and 78 b are formed laterally extending from respective first and second pairs of sidewall spacers 66 a and 66 b. Formation of sidewall spacers 78 a and 78 b involves depositing a spacer material, e.g., oxide or nitride, across the topography, as represented by dotted line 76, followed by anisotropically etching the spacer material. Thereafter, as shown in FIG. 12, a masking layer 79 comprising, e.g., photoresist is patterned upon active area 46, gate conductor 58 a, and sidewall spacers 66 a and 66 b. A p+ S/D implant is then performed to incorporate a relatively high concentration of p-type dopant species into source and drain regions 80 of active area 48 which are displaced from gate conductor 58 b by a distance substantially equivalent to the combined lateral thicknesses of spacers 66 b and 78 b. The p+ S/D implant is performed at a higher dose and energy than the p LDD implant FIG. 13 depicts the semiconductor topography after masking layer 79 has been removed from active area 46. An NMOS transistor 82 and a PMOS transistor 84 result from the sequence of steps shown in FIGS. 5-13. An ensuing CMOS integrated circuit employing NMOS transistor 82 and PMOS transistor 84 may be formed using well-known semiconductor fabrication techniques.

It will be appreciated to those skilled in the art having the benefit of this disclosure that this invention is believed to provide a method for isotropically etching pairs of sidewall spacers to reduce the lateral thickness of each sidewall spacer. Accordingly, the pre-etch thickness of the sidewall spacers may be used as masking structures for a S/D implant of an NMOS transistor while the post-etch thickness of the spacers may be used as masking structures for an LDD implant of a PMOS transistor. Further modifications and alternative embodiments of various aspects of the invention will be apparent to those skilled in the art in view of this description. It is intended that the following claims be interpreted to embrace all such modifications and changes and, accordingly, the specification and drawings are to be regarded in an illustrative rather than a restrictive sense.

Citas de patentes
Patente citada Fecha de presentación Fecha de publicación Solicitante Título
US417226021 Nov 197723 Oct 1979Hitachi, Ltd.Insulated gate field effect transistor with source field shield extending over multiple region channel
US42220624 May 19769 Sep 1980American Microsystems, Inc.VMOS Floating gate memory device
US435662315 Sep 19802 Nov 1982Texas Instruments IncorporatedFabrication of submicron semiconductor devices
US446349123 Abr 19827 Ago 1984Gte Laboratories IncorporatedMethod of fabricating a monolithic integrated circuit structure
US46383479 Ago 198520 Ene 1987International Business Machines CorporationGate electrode sidewall isolation spacer for field effect transistors
US465289715 Jul 198524 Mar 1987Hitachi, Ltd.Semiconductor memory device
US467241925 Jun 19849 Jun 1987Texas Instruments IncorporatedMetal gate, interconnect and contact system for VLSI devices
US473782817 Mar 198612 Abr 1988General Electric CompanyMethod for gate electrode fabrication and symmetrical and non-symmetrical self-aligned inlay transistors made therefrom
US478866324 Abr 198729 Nov 1988Kabushiki Kaisha ToshibaNonvolatile semiconductor memory device with a lightly-doped drain structure
US48187142 Dic 19874 Abr 1989Advanced Micro Devices, Inc.Method of making a high performance MOS device having LDD regions with graded junctions
US48187159 Jul 19874 Abr 1989Industrial Technology Research InstituteMethod of fabricating a LDDFET with self-aligned silicide
US48351128 Mar 198830 May 1989Motorola, Inc.CMOS salicide process using germanium implantation
US484302330 Jun 198727 Jun 1989Hewlett-Packard CompanyProcess for forming lightly-doped-drain (LDD) without extra masking steps
US486861725 Abr 198819 Sep 1989Elite Semiconductor & Sytems International, Inc.Gate controllable lightly doped drain mosfet devices
US49491369 Jun 198814 Ago 1990University Of ConnecticutSubmicron lightly doped field effect transistors
US49511003 Jul 198921 Ago 1990Motorola, Inc.Hot electron collector for a LDD transistor
US495282513 Mar 198928 Ago 1990Nec CorporationSemiconductor integrated circuit having signal level conversion circuit
US496863914 Dic 19886 Nov 1990Sgs-Thomson Microelectronics S.R.L.Semiconductors
US497192230 May 198920 Nov 1990Mitsubishi Denki Kabushiki KaishaMethod of fabricating semiconductor device
US499440428 Ago 198919 Feb 1991Motorola, Inc.Method for forming a lightly-doped drain (LDD) structure in a semiconductor device
US499486930 Jun 198919 Feb 1991Texas Instruments IncorporatedNMOS transistor having inversion layer source/drain contacts
US501559825 Sep 199014 May 1991U.S. Philips CorporationMetal-insulator-smiconductor
US509176319 Dic 199025 Feb 1992Intel CorporationSelf-aligned overlap MOSFET and method of fabrication
US511915219 Mar 19912 Jun 1992Kabushiki Kaisha ToshibaMOS semiconductor device having LDD structure
US515314517 Oct 19896 Oct 1992At&T Bell LaboratoriesFet with gate spacer
US516807212 Oct 19901 Dic 1992Texas Instruments IncorporatedMethod of fabricating an high-performance insulated-gate field-effect transistor
US521626823 Sep 19911 Jun 1993Integrated Silicon Solution, Inc.Full-featured EEPROM
US522163225 Oct 199122 Jun 1993Matsushita Electric Industrial Co., Ltd.Method of proudcing a MIS transistor
US524120322 Ene 199231 Ago 1993International Business Machines CorporationInverse T-gate FET transistor with lightly doped source and drain region
US525486628 Mar 199119 Oct 1993Mitsubishi Denki Kabushiki KaishaLDD CMOS with wider oxide sidewall on PMOS than NMOS
US525831920 Ago 19912 Nov 1993Mitsubishi Denki Kabushiki KaishaMethod of manufacturing a MOS type field effect transistor using an oblique ion implantation step
US527426110 Sep 199228 Dic 1993Texas Instruments IncorporatedIntegrated circuit degradation resistant structure
US527844115 Abr 199111 Ene 1994Samsung Electronics Co. Ltd.Method for fabricating a semiconductor transistor and structure thereof
US52866641 Oct 199215 Feb 1994Nec CorporationMethod for fabricating the LDD-MOSFET
US52964019 Nov 199222 Mar 1994Mitsubishi Denki Kabushiki KaishaMIS device having p channel MOS device and n channel MOS device with LDD structure and manufacturing method thereof
US532497414 Abr 199328 Jun 1994Industrial Technology Research InstituteSilicon nitride layer of critical thickness to block undesiredion diffusion
US533291417 Oct 199126 Jul 1994Emanuel HazaniEEPROM cell structure and architecture with increased capacitance and with programming and erase terminals shared between several cells
US533487016 Abr 19932 Ago 1994Nippondenso Co. Ltd.Complementary MIS transistor and a fabrication process thereof
US53410039 Jun 199223 Ago 1994Fuji Electric Co., Ltd.MOS semiconductor device having a main unit element and a sense unit element for monitoring the current in the main unit element
US536929718 Ago 199229 Nov 1994Mitsubishi Denki Kabushiki KaishaField effect transistor including silicon oxide film and nitrided oxide film as gate insulator film and manufacturing method thereof
US537139415 Nov 19936 Dic 1994Motorola, Inc.Double implanted laterally diffused MOS device and method thereof
US53861338 Abr 199431 Ene 1995Matsushita Electric Industrial Co., Ltd.LDD FET with polysilicon sidewalls
US54057914 Oct 199411 Abr 1995Micron Semiconductor, Inc.Process for fabricating ULSI CMOS circuits using a single polysilicon gate layer and disposable spacers
US54225063 Oct 19946 Jun 1995Sgs-Thomson Microelectronics, Inc.Field effect transistor structure heavily doped source/drain regions and lightly doped source/drain regions
US54242343 Mar 199413 Jun 1995Goldstar Electron Co., Ltd.Method of making oxide semiconductor field effect transistor
US54321062 Ago 199311 Jul 1995United Microelectronics CorporationManufacture of an asymmetric non-volatile memory cell
US544428230 Jun 199422 Ago 1995Mitsubishi Denki Kabushiki KaishaSemiconductor device and a method of manufacturing thereof
US54609933 Abr 199524 Oct 1995Taiwan Semiconductor Manufacturing Company Ltd.Method of making NMOS and PMOS LDD transistors utilizing thinned sidewall spacers
US547077325 Abr 199428 Nov 1995Advanced Micro Devices, Inc.Method protecting a stacked gate edge in a semiconductor device from self aligned source (SAS) etch
US54731842 Mar 19945 Dic 1995Nippon Steel CorporationSemiconductor device and method for fabricating same
US547707013 Abr 199419 Dic 1995Samsung Electronics Co., Ltd.Drive transistor for CCD-type image sensor
US548081427 Dic 19942 Ene 1996Taiwan Semiconductor Manufacturing Co., Ltd.Process of making a polysilicon barrier layer in a self-aligned contact module
US548288024 May 19939 Ene 1996Texas Instruments IncorporatedNon-volatile memory cell and fabrication method
US549313028 Abr 199420 Feb 1996Micron Technology, Inc.Integrated circuitry having an electrically conductive sidewall link positioned over and electrically interconnecting respective outer sidewalls of two conductive layers
US54985557 Nov 199412 Mar 1996United Microelectronics CorporationMethod of making LDD with polysilicon and dielectric spacers
US550199719 Abr 199526 Mar 1996United Microelectronics Corp.Process of fabricating semiconductor devices having lightly-doped drain
US55102796 Ene 199523 Abr 1996United Microelectronics Corp.Method of fabricating an asymmetric lightly doped drain transistor device
US551028427 Jul 199523 Abr 1996Sharp Kabushiki KaishaMethod for manufacturing an asymetric non-volatile memory
US55127714 Nov 199330 Abr 1996Matsushita Electric Industrial Co., Ltd.MOS type semiconductor device having a low concentration impurity diffusion region
US551670712 Jun 199514 May 1996Vlsi Technology, Inc.Large-tilted-angle nitrogen implant into dielectric regions overlaying source/drain regions of a transistor
US554557815 May 199513 Ago 1996Samsung Electronics Co., Ltd.Method of maufacturing a semiconductor device having a low resistance gate electrode
US55478852 Jun 199520 Ago 1996Mitsubishi Denki Kabushiki KaishaMethod of making asymmetric LDD transistor
US55653697 Ago 199515 Oct 1996United Microelectronics CorporationMethod of making retarded DDD (double diffused drain) device structure
US557655616 Ago 199419 Nov 1996Semiconductor Energy Laboratory Co., Ltd.Thin film semiconductor device with gate metal oxide and sidewall spacer
US558080415 Dic 19943 Dic 1996Advanced Micro Devices, Inc.Method for fabricating true LDD devices in a MOS technology
US558306716 Feb 199610 Dic 1996Intel CorporationInverse T-gate semiconductor device with self-aligned punchthrough stops and method of fabrication
US560204525 Ene 199611 Feb 1997Sony CorporationMethod for making a semiconductor device
US56078691 Feb 19964 Mar 1997Nec CorporationMethod for manufacturing asymmetrical LDD type MIS device
US560824030 Nov 19944 Mar 1997Nec CorporationSemiconductor integrated circuit having at least one asymmetrical CMOS transistor
US562922017 Jul 199513 May 1997United Microelectronics CorporationMethod of manufacture of pull down transistor with drain off-set for low leakage SRAM's
US5641698 *25 Abr 199624 Jun 1997United Microelectronics CorporationMethod of fabricating FET device with double spacer
US565421513 Sep 19965 Ago 1997Advanced Micro Devices, Inc.Doping various concentration dopant, forming symmetrical and non-symmetrical spacers
US565651813 Sep 199612 Ago 1997Advanced Micro Devices, Inc.Method for fabrication of a non-symmetrical transistor
US566358625 Abr 19962 Sep 1997United Microelectronics CorporationFet device with double spacer
US56772243 Sep 199614 Oct 1997Advanced Micro Devices, Inc.Method of making asymmetrical N-channel and P-channel devices
US569601924 Jun 19969 Dic 1997Macronix International Co., Ltd.Self-aligned trench isolation for memory array using sidewall spacers
US5702972 *27 Ene 199730 Dic 1997Taiwan Semiconductor Manufacturing Company Ltd.Method of fabricating MOSFET devices
US570543922 Abr 19966 Ene 1998Taiwan Semiconductor Manufacturing Company Ltd.Method to make an asymmetrical LDD structure for deep sub-micron MOSFETS
US571045023 Dic 199420 Ene 1998Intel CorporationMethod of forming a transistor
US571942531 Ene 199617 Feb 1998Micron Technology, Inc.Multiple implant lightly doped drain (MILDD) field effect transistor
US5723352 *3 Ago 19953 Mar 1998Taiwan Semiconductor Manufacturing CompanyProcess to optimize performance and reliability of MOSFET devices
US573957323 Sep 199714 Abr 1998Nec CorporationSemiconductor device with improved salicide structure and a method of manufacturing the same
US574173613 May 199621 Abr 1998Motorola Inc.Process for forming a transistor with a nonuniformly doped channel
US5747373 *24 Sep 19965 May 1998Taiwan Semiconductor Manufacturing Company Ltd.Double insulator featuring a lightly doped, a medium doped and a heavily doped source and drain region; configuration increases device performance and reliability
US575704524 Mar 199726 May 1998Taiwan Semiconductor Manufacturing Company Ltd.CMOS device structure with reduced risk of salicide bridging and reduced resistance via use of a ultra shallow, junction extension, ion implantation
US5759901 *1 Ago 19972 Jun 1998Vlsi Technology, Inc.Graded source and drain impurity regions comprise a relatively linear continuum of doped regions, ranging from lightly doped, to moderately doped to heavily doped regions
US57669696 Dic 199616 Jun 1998Advanced Micro Devices, Inc.Multiple spacer formation/removal technique for forming a graded junction
US57897803 Dic 19964 Ago 1998Advanced Micro Devices, Inc.Transistor with source and drain regions within the semiconductor substrate detached or laterally displaced from the transistor gate
US579308910 Ene 199711 Ago 1998Advanced Micro Devices, Inc.Integrated circuit
US5801077 *22 Abr 19961 Sep 1998Chartered Semiconductor Manufacturing Ltd.Method of making sidewall polymer on polycide gate for LDD structure
US5827747 *28 Mar 199627 Oct 1998Mosel Vitelic, Inc.Method for forming LDD CMOS using double spacers and large-tilt-angle ion implantation
US583757210 Ene 199717 Nov 1998Advanced Micro Devices, Inc.CMOS integrated circuit formed by using removable spacers to produce asymmetrical NMOS junctions before asymmetrical PMOS junctions for optimizing thermal diffusivity of dopants implanted therein
US5846857 *5 Sep 19978 Dic 1998Advanced Micro Devices, Inc.CMOS processing employing removable sidewall spacers for independently optimized N- and P-channel transistor performance
US58474286 Dic 19968 Dic 1998Advanced Micro Devices, Inc.Integrated circuit gate conductor which uses layered spacers to produce a graded junction
US5851866 *26 Nov 199722 Dic 1998Lg Semicon Co., Ltd.Fabrication method for CMOS with sidewalls
US58698666 Dic 19969 Feb 1999Advanced Micro Devices, Inc.Integrated circuit having sacrificial spacers for producing graded NMOS source/drain junctions possibly dissimilar from PMOS source/drain junctions
US58698796 Dic 19969 Feb 1999Advanced Micro Devices, Inc.CMOS integrated circuit having a sacrificial metal spacer for producing graded NMOS source/drain junctions dissimilar from PMOS source/drain junctions
US588297327 Ene 199716 Mar 1999Advanced Micro Devices, Inc.Method for forming an integrated circuit having transistors of dissimilarly graded junction profiles
US589595510 Ene 199720 Abr 1999Advanced Micro Devices, Inc.MOS transistor employing a removable, dual layer etch stop to protect implant regions from sidewall spacer overetch
US58982023 Dic 199627 Abr 1999Advanced Micro Devices, Inc.Selective spacer formation for optimized silicon area reduction
US5899722 *22 May 19984 May 1999Taiwan Semiconductor Manufacturing Company Ltd.Method of forming dual spacer for self aligned contact integration
US59006663 Dic 19964 May 1999Advanced Micro Devices, Inc.Ultra-short transistor fabrication scheme for enhanced reliability
US6090692 *26 Jul 199618 Jul 2000Lg Semicon Co., Ltd.Fabrication method for semiconductor memory device
US6107149 *4 Jun 199922 Ago 2000Advanced Micro Devices, Inc.CMOS semiconductor device comprising graded junctions with reduced junction capacitance
US6130135 *18 May 199810 Oct 2000Powerchip Semiconductor Corp.Method of fabricating lightly-doped drain transistor having inverse-T gate structure
US6153455 *13 Oct 199828 Nov 2000Advanced Micro DevicesForming barrier; isotropic etching
US6191044 *8 Oct 199820 Feb 2001Advanced Micro Devices, Inc.Method for forming graded LDD transistor using controlled polysilicon gate profile
JPH0341773A Título no disponible
JPH0485968A Título no disponible
JPH0575115A Título no disponible
JPH04171730A Título no disponible
JPH04208571A Título no disponible
JPS58137255A Título no disponible
JPS62200757A Título no disponible
JPS63161660A Título no disponible
Otras citas
Referencia
1Ghandi, Sorab "VLSI Fabrication Principles and Gallium Arsenide," Second Edition, John Wiley and Sons, Inc. pp. 510, 514-517, 535-537 and 576-577.
2International Search Report for Application No. PCT/US99/03135 mailed Jun. 15, 1999.
3Patent Abstracts of Japan, Publication No. 06216151, publisher Aug. 5, 1994.
4Streetman, Solid State Electronic Devices, Prentice-Hall, Inc., 1995, pp. 319-321.
5Wolf, et al., Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press 1986, p. 183.
6Wolf, Stanley, "Silicon Processing for the VLSI era, vol. 1,: Process Technology," Lattice Press, pp. 280-300.
Citada por
Patente citante Fecha de presentación Fecha de publicación Solicitante Título
US6521487 *5 Dic 200118 Feb 2003United Microelectronics Corp.Method for making a thyristor
US6551870 *10 Oct 200022 Abr 2003Advanced Micro Devices, Inc.Method of fabricating ultra shallow junction CMOS transistors with nitride disposable spacer
US6551882 *27 Mar 200122 Abr 2003Kabushiki Kaisha ToshibaSemiconductor device manufacturing method permitting suppression of leak current through the PN junction
US6593623 *20 Sep 199915 Jul 2003Advanced Micro Devices, Inc.Reduced channel length lightly doped drain transistor using a sub-amorphous large tilt angle implant to provide enhanced lateral diffusion
US6706605 *31 Mar 200316 Mar 2004Texas Instruments IncorporatedTransistor formed from stacked disposable sidewall spacer
US6790735 *29 May 200314 Sep 2004Nanya Technology CorporationMethod of forming source/drain regions in semiconductor devices
US6825529 *12 Dic 200230 Nov 2004International Business Machines CorporationStress inducing spacers
US6847080 *19 Dic 200225 Ene 2005Texas Instruments IncorporatedSemiconductor device with high and low breakdown voltage and its manufacturing method
US6969646 *10 Feb 200329 Nov 2005Chartered Semiconductor Manufacturing Ltd.Method of activating polysilicon gate structure dopants after offset spacer deposition
US7009265 *11 Jun 20047 Mar 2006International Business Machines CorporationLow capacitance FET for operation at subthreshold voltages
US7064396 *1 Mar 200420 Jun 2006Freescale Semiconductor, Inc.Integrated circuit with multiple spacer insulating region widths
US7067366 *7 Ene 200427 Jun 2006International Business Machines CorporationMethod of making field effect transistors having self-aligned source and drain regions using independently controlled spacer widths
US7078297 *28 May 200418 Jul 2006Freescale Semiconductor, Inc.Memory with recessed devices
US70840257 Jul 20041 Ago 2006Chartered Semiconductor Manufacturing LtdSelective oxide trimming to improve metal T-gate transistor
US7259050 *29 Abr 200421 Ago 2007Taiwan Semiconductor Manufacturing Company, Ltd.Semiconductor device and method of making the same
US74022075 May 200422 Jul 2008Advanced Micro Devices, Inc.Method and apparatus for controlling the thickness of a selective epitaxial growth layer
US740248519 Sep 200522 Jul 2008Advanced Micro Devices, Inc.Method of forming a semiconductor device
US745606223 Ago 200525 Nov 2008Advanced Micro Devices, Inc.Method of forming a semiconductor device
US7550351 *5 Oct 200623 Jun 2009International Business Machines CorporationStructure and method for creation of a transistor
US755373213 Jun 200530 Jun 2009Advanced Micro Devices, Inc.Integration scheme for constrained SEG growth on poly during raised S/D processing
US757270521 Sep 200511 Ago 2009Advanced Micro Devices, Inc.Semiconductor device and method of manufacturing a semiconductor device
US76965788 Feb 200613 Abr 2010Taiwan Semiconductor Manufacturing Company, Ltd.Selective CESL structure for CMOS application
US79109961 Jul 200922 Mar 2011Globalfoundries Inc.Semiconductor device and method of manufacturing a semiconductor device
US7939400 *23 Sep 200810 May 2011Texas Instruments IncorporatedSystems and methods that selectively modify liner induced stress
US86424154 Jun 20124 Feb 2014International Business Machines CorporationSemiconductor substrate with transistors having different threshold voltages
US20110284966 *19 May 201024 Nov 2011Taiwan Semiconductor Manufacturing Company, Ltd.Structure and Method for Alignment Marks
US20120161245 *17 Feb 201228 Jun 2012Panasonic CorporationSemiconductor device and method for fabricating the same
CN1926693B21 Ene 200520 Oct 2010飞思卡尔半导体公司Integrated circuit with multiple spacer insulating region widths
CN100576470C26 Abr 200530 Dic 2009飞思卡尔半导体公司Memory with recessed devices
WO2003052799A2 *11 Dic 200226 Jun 2003Advanced Micro Devices IncA method of forming differential spacers for individual optimization of n-channel and p-channel transistors
WO2005091758A2 *21 Ene 20056 Oct 2005Vance H AdamsIntegrated circuit with multiple spacer insulating region widths
WO2005119761A2 *26 Abr 200515 Dic 2005James D BurnettMemory with recessed devices
Clasificaciones
Clasificación de EE.UU.438/199, 257/336, 257/E21.64, 438/301, 438/576, 257/344, 438/307
Clasificación internacionalH01L21/336, H01L21/8238
Clasificación cooperativaH01L29/6659, H01L21/823864, H01L29/6656
Clasificación europeaH01L29/66M6T6F11B3, H01L29/66M6T6F10, H01L21/8238S
Eventos legales
FechaCódigoEventoDescripción
18 Mar 2013FPAYFee payment
Year of fee payment: 12
26 Mar 2009FPAYFee payment
Year of fee payment: 8
29 Mar 2005FPAYFee payment
Year of fee payment: 4