US6351409B1 - MRAM write apparatus and method - Google Patents
MRAM write apparatus and method Download PDFInfo
- Publication number
- US6351409B1 US6351409B1 US09/754,458 US75445801A US6351409B1 US 6351409 B1 US6351409 B1 US 6351409B1 US 75445801 A US75445801 A US 75445801A US 6351409 B1 US6351409 B1 US 6351409B1
- Authority
- US
- United States
- Prior art keywords
- resonant frequency
- write
- mram
- cladding layer
- write line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
- G11C11/15—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements using multiple magnetic layers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1675—Writing or programming circuits or methods
Definitions
- This invention relates to the magnetoresistive type of information memories and more particularly to apparatus and methods of writing or programming magnetoresistive memories.
- the architecture for Magnetoresistive Random Access Memory is composed of a plurality or array of memory cells and a plurality of digit line and bit line intersections.
- the magnetoresistive memory cell generally used is composed of a magnetic tunnel junction (MTJ), an isolation transistor, and the intersection of digit and bit lines. It should be understood, however, that the present invention is not limited to MTJ cells and this type of cell and the associated circuitry is only used for exemplary purposes.
- the isolation transistor is generally a N-channel field effect transistor (FET).
- FET field effect transistor
- An interconnect stack connects the isolation transistor to the MTJ device, to the bit line, and to the digit line used to create part of the magnetic field for programming the MRAM cell.
- MTJ memory cells generally include a non-magnetic conductor forming a lower electrical contact, a pinned magnetic layer, a tunnel barrier layer positioned on the pinned layer, and a free magnetic layer positioned on the tunnel barrier layer with an upper contact on the free magnetic layer.
- the pinned layer of magnetic material has a magnetic vector that is always pointed in the same direction.
- the magnetic vector of the free layer is free, but constrained by the physical size of the layer and other anisotropies, to point in either of two directions.
- An MTJ cell is used by connecting it in a circuit such that electricity flows vertically through the cell from one of the layers to the other.
- the MTJ cell can be electrically represented as a resistor and the size of the resistance depends upon the orientation of the magnetic vectors. As is understood by those skilled in the art, the MTJ cell has a relatively high resistance when the magnetic vectors are misaligned (point in opposite directions) and a relatively low resistance when the magnetic vectors are aligned. Additional information as to the fabrication and operation of MTJ memory cells can be found in U.S. Pat. No. 5,702,831, entitled “Multi-Layer Magnetic Tunneling Junction Memory Cells”, issued Mar. 31, 1998, and incorporated herein by reference.
- a bit line is generally associated with each column of an array of MTJ cells and a digit line is associated with each row of the array.
- the bit lines and digit lines are used to address individual cells in the array for both reading and writing or programming information in the array. Programming of a selected cell is accomplished by passing predetermined currents through the digit and bit lines intersecting at the selected cell.
- FIG. 1 is a simplified sectional view of an MTJ memory cell in accordance with the present invention
- FIG. 2 is a simplified view in top plan of the free magnetic layer of FIG. 1, schematically illustrating movement of the magnetic vector;
- FIG. 3 is a graphical representation of the quality factor, Q, of the resonance of the free magnetic layer of FIG. 1;
- FIG. 4 is a graphical simulation of the movement of the magnetic vector of the free magnetic layer of FIG. 1;
- FIG. 5 is a graphical representation of a write pulse applied to the easy axis
- FIG. 6 is a graphical representation of a write signal, including an associated resonant frequency, applied to the hard axis;
- FIG. 7 is a graphical simulation of the movement of the magnetic vector of the free magnetic layer of FIG. 1 under the impetus of the pulse and signal illustrated in FIGS. 5 and 6;
- FIG. 8 is a simplified view in top plan of the free magnetic layer of FIG. 1 illustrating uniform magnetization when a resonance frequency signal that includes a prime or zero mode is applied;
- FIG. 9 is a simplified view in top plan of the free magnetic layer of FIG. 1 illustrating nonuniform magnetization when a resonance frequency signal that includes a higher order mode is applied;
- FIG. 10 is a graphical representation of a write signal including higher order resonance frequency signals
- FIG. 11 is another graphical representation of a write signal including higher order resonance frequency signals
- FIG. 12 is another graphical representation of a write signal including higher order resonance frequency signals.
- FIG. 13 is an isometric view of a hard axis write line with a cladding layer in accordance with the present invention.
- FIG. 1 a simplified sectional view of a magnetic tunneling junction (MTJ) cell 10 , generally as used in the present disclosure, is illustrated to briefly describe the operation of this type of memory cell. It will be understood by those skilled in the art that other types of magnetoresistive memory cells (MRAM) can be used in conjunction with the present invention and the MTJ described is being used simply for exemplary purposes.
- MTJ cell 10 includes a pair of layers 11 and 12 of magnetic material. Layers 11 and 12 have a layer 14 of tunnel barrier material sandwiched therebetween.
- layers 11 and 12 are each generally formed of a plurality of layers or sublayers of magnetic material, such as cobalt (Co), nickel (Ni), iron (Fe), and the like.
- Layer 14 is formed of some nonconductive material such as aluminum oxide, aluminum nitride, or the like.
- One of the layers of magnetic material, layer 11 in this description, has a larger switching field so that its magnetic vector, represented by arrow 16 , hereinafter vector 16 , is always pointed in the same direction (pinned) when the applied magnetic field is less than its switching field.
- the magnetic vector of layer 12 represented by arrow 17 , hereinafter vector 17 , has a smaller switching field and is free, but constrained by the physical size of layer 12 , to point in either of two directions (represented by the double arrowheads) when the applied magnetic field is larger than its switching field. Additional information as to the fabrication and operation of MTJ cells can be found in U.S. Pat. No. 5,702,831, entitled “Multi-Layer Magnetic Tunneling Junction Memory Cells”, issued Mar. 31, 1998, and incorporated herein by reference.
- Cell 10 is used by connecting it in a circuit such that electricity flows vertically through cell 10 from one of the layers 11 or 12 to the other.
- Cell 10 can be electrically represented as a resistor and the size of the resistance depends upon the orientation of magnetic vectors 16 and 17 . As is understood by those skilled in the art, cell 10 has a relatively high resistance when magnetic vectors 16 and 17 are misaligned (point in opposite directions) and a relatively low resistance when magnetic vectors 16 and 17 are aligned.
- Cell 10 also has a pair of orthogonal write lines 20 and 21 positioned in magnetic communication therewith.
- write line 20 is oriented adjacent a column of cells and write line 21 is oriented adjacent a row of cells. That is, each column of cells in the array has an associated write line similar to write line 20 and each row of cells has an associated write line similar to write line 21 .
- the amount of magnetic field required to switch the free magnetic vector (vector 17 ) in any selected cell 10 in the array is achieved through a combination of the currents flowing in both of the write lines that cross at the selected or addressed cell.
- At least layer 12 of cell 10 has a generally rectangularly shaped cross-section with a longitudinal axis extending parallel to vector 17 and a transverse axis extending perpendicular to vector 17 .
- layers 11 and 14 may have a different configuration but are illustrated as having a shape similar to layer 12 for simplicity of this disclosure.
- write line 20 is positioned above cell 10 and write line 21 is positioned below cell 10 in this example, other positions may be used, as long as the magnetic field produced by electrical current in lines 20 and 21 is sufficient to provide the desired switching action.
- the magnetic axis parallel to the longitudinal axis is referred to as the easy axis and the magnetic axis parallel to the transverse axis is referred to as the hard axis.
- write line 20 is positioned to produce a magnetic field parallel to the hard axis and write line 21 is positioned to produce a magnetic field parallel to the easy axis.
- the magnetic field produced by current flowing in write line 20 is sufficient to partially switch vector 17 either clockwise into position 17 a or counterclockwise into position 17 b .
- Current flowing in write line 21 must then be large enough to produce a magnetic field that will move vector 17 the remainder of the way beyond 90 degrees to cause it to switch and point in the opposite direction.
- a pulse of current several to tens of nanoseconds long (DC) is applied to each write line 20 and 21 simultaneously. It will of course be understood by those skilled in the art that currents applied simultaneously to write lines 20 and 21 produce the complete switching of vector 17 well within the time of the pulses and the partial switching described above is simply included for explanation.
- Cell 10 (generally layer 12 ) has a ferromagnetic resonance at a frequency approximately proportional to the square root of M s (H k ⁇ H E ), where M s is the saturation magnetization and H k is the anisotropy field of the material forming layer 12 .
- M s is the saturation magnetization
- H k is the anisotropy field of the material forming layer 12 .
- H k includes factors such as shape anisotropy and intrinsic anisotropy.
- the field excitation produced along the easy axis (designated H E for convenience) is either subtracted from or added to the total anisotropy field H k . When the easy axis excitation is in a direction to switch cell 10 , H E is subtracted from H k .
- energization along the easy axis reduces the ferromagnetic resonance frequency of cell 10 (specifically layer 12 ).
- This phenomenon is included in the term “resonant frequency” or “associated resonant frequency”, either of which is defined as the resonant frequency of the cell during normal operation.
- a graphical representation of the quality factor, Q b , of the resonance of free magnetic layer 12 of FIG. 1 is illustrated, where the quality factor is defined as the ratio of the amplitude of oscillation at a given frequency to the amplitude of oscillation at DC.
- a first peak 23 illustrates the resonant frequency of magnetic layer 12 and a second peak 24 illustrates the lowered resonant frequency of magnetic layer 12 with a write signal applied to the easy axis (write line 21 ).
- the response of cell 10 will be approximately Q b times larger than if an off resonant frequency is used. Therefore, a given switching or write current will generate an effective field that is Q b times larger at the resonant frequency.
- the sharp peak of the quality factor Q at resonance can add some additional selectivity to cell 10 .
- Adding to this selectivity is the fact that the pulse supplied to the easy axis tends to reduce the ferromagnetic resonance of the cell being addressed. Any adjacent cell not exposed to the pulse supplied to the easy axis will have a higher associated resonant frequency. Thus, for adjacent cells that might be affected by the write currents of the addressed cell, it is believed that the ferromagnetic resonance will generally be at a higher frequency. The write currents applied to the addressed cell will thus be less likely to be large enough to produce a switching action in any of the adjacent cells.
- FIG. 4 illustrates an energy track 25 including a first valley at zero degrees, an energy barrier at ninety degrees, and a second valley at 180 degrees.
- the energy valleys represent the two stable positions of vector 17 (FIG. 1) and the energy barrier represents the energy required to switch from one stable position to the other.
- a first ball 27 represents vector 17 with a DC pulse applied to the hard axis and a second ball 28 represents vector 17 with a resonant frequency applied to the hard axis.
- Ball 27 which is driven by the DC pulse, requires much more energy to get over the barrier than ball 28 , which is driven at the resonant frequency.
- the depicted energy system is sometimes referred to as a “soft” system because the slope of the energy barrier is reduced near the apex of the energy barrier. Because of this reduction in the slope of the energy, the associated resonant frequency is reduced in this region. Therefore, the frequency of current applied to the hard axis could be change for optimal energy transfer as the slope changes. Thus, in some specific embodiments, it may be practical to provide a few cycles of current at the resonant frequency of cell 10 and to change the frequency slightly as the slope of the energy curve changes. This varying frequency signal would consist of a nonsinusoidal or anharmonic write signal.
- a pulse 30 of current (illustrated in FIG. 5) is applied to write line 21 , or the easy axis. Pulse 30 is approximately 30 nanoseconds long.
- a write signal 31 including a plurality of cycles of the associated resonant frequency (graphically represented in FIG. 6 ), is simultaneously applied to write line 20 , or the hard axis.
- pulse 30 and write signal 31 are applied to the easy and hard axes, respectively, in this preferred embodiment, but they could be reversed in some specific applications.
- FIG. 7 a graphical representation is illustrated of the movement of magnetic vector 17 of free magnetic layer 12 (FIG. 1) under the impetus of the currents applied to write lines 20 and 21 . This representation was generated from a Landau Lifshitz simulation of bit reversal in a single domain particle with an H k of 90 Oersted and an HE of 40 Oersted.
- peaks 35 , 36 , and 37 represent the application of three cycles of the resonant frequency applied to write line 20 . It can be seen that peaks 35 , 36 , and 37 are progressively higher indicating that each cycle of the applied write current bumps magnetic vector 17 a little farther in the switching direction until the energy barrier is finally overcome and vector 17 switches to the opposite stable position (indicated by 40 ). Any additional cycles of write current (illustrated at 42 ) have little effect since vector 17 is switched and the easy axis current is now in a non-switching direction.
- the switching fields calculated from the above simulation showed that a DC switching pulse applied to the hard axis required a 25 Oersted field to produce the switching and a switching signal at approximately 1.7 GHz (the resonant frequency) applied to the hard axis required a 9 Oersted field to produce the switching.
- layer 12 actually includes a large number of very small coherent magnetic sub-units (represented in FIG. 8 by arrows designated 50 ) in which the magnetization can be assumed uniform.
- magnetic vector 17 simply represents an average magnetic orientation of sub-units 50 .
- each sub-unit SO is affected in accordance with the magnetic field applied directly to it.
- the magnetic field is applied at a resonant frequency that includes a uniform magnetization mode. In the uniform magnetization mode the magnetization direction of sub-units 50 is substantially the same across the width of layer 12 .
- the applied field is at a higher frequency (which includes a higher mode of resonance hereinafter referred to as a nonuniform magnetization mode) so that one or more magnetic nodes are produced across the width of layer 12 .
- a nonuniform magnetization mode which includes a higher mode of resonance hereinafter referred to as a nonuniform magnetization mode
- individual sub-units 50 point in different directions.
- magnons have been generated. It will be noted, however, that vector 17 still indicates the average direction. Because of the different movements of sub-units 50 , the amplitude M, is decreased so that the shape anisotropy is reduced and reversal of the magnetization (switching of vector 17 ) is easier.
- the switching field required could be reduced by dumping high frequency field energy into bit 10 through an overshoot spike 55 at an edge of a switching pulse 56 , as illustrated in FIG. 10 .
- the high frequency energy might alternatively be applied to cell 10 as a high frequency or frequencies 58 modulated onto a switching pulse 59 , as illustrated in FIG. 11, or applied as a bipolar spike to the hard axis, as illustrated in FIG. 12 .
- write signal 31 (see FIG. 6) could either be a higher frequency signal or could contain higher frequency signals.
- FIG. 12 an isometric view is illustrated of a hard axis write line 60 with a cladding layer 62 formed thereon in accordance with the present invention.
- Cladding layer 62 is formed of magnetic material which directs most or all of the magnetic field produced by write line 60 into the associated cell.
- U.S. Pat. No. 5,659,499 entitled “magnetic Memory and Method Therefore”, incorporated herein by reference.
- magnetic cladding layer 62 also has a magnetic resonance that is proportional to the square root of (M s H k ), where M s is the saturation magnetization and H k is the anisotropy field of the material forming cladding layer 62 .
- the anisotropy field H k includes factors such as shape anisotropy and intrinsic anisotropy. For example, by adjusting the thickness of cladding layer 62 the anisotropy field H k can be adjusted so that the resonant frequency of cladding layer 62 is substantially equal to the resonant frequency of cell 10 .
- the magnetization rotation of the cladding layer will be Qc times greater and thus the field produced by the cladding layer will be Qc times greater when operating on resonance.
- the resonant frequency of cladding layer 62 is adjusted so that it is substantially the same as the resonant frequency of cell 10 , then the total effective increase in magnetic field when operating on resonance is approximately proportional to QbQc or the same field could be applied for approximately 1/QbQc less current. It will of course be understood that the improved cell and the improved cladding layer can each be used separately or in conjunction with each other for the additional advantage.
- new and improved MRAM write apparatus and methods of writing or programming are disclosed.
- the use of a resonant frequency write signal in conjunction with either the hard or easy axis does not introduce any substantial complications and can substantially reduce the energy (current) required for the writing operation.
- the use of a cladding layer at the ferromagnetic resonance of the cell increases the applied magnetic field and further reduces the required write current.
- the sharp quality factor at ferromagnetic resonance it is believed that the cells in an array will be more selective so that there is less likelihood of an adjacent cell being switched by the write currents in an addressed cell.
Abstract
Description
Claims (36)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/754,458 US6351409B1 (en) | 2001-01-04 | 2001-01-04 | MRAM write apparatus and method |
CNB018217834A CN100403447C (en) | 2001-01-04 | 2001-12-26 | Magnetoresistive random access memory write apparatus and method |
JP2002555419A JP2004526270A (en) | 2001-01-04 | 2001-12-26 | MRAM writing device and method |
PCT/US2001/049565 WO2002054407A2 (en) | 2001-01-04 | 2001-12-26 | Mram write apparatus and method |
TW091100004A TW546654B (en) | 2001-01-04 | 2002-01-02 | MRAM write apparatus and method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/754,458 US6351409B1 (en) | 2001-01-04 | 2001-01-04 | MRAM write apparatus and method |
Publications (1)
Publication Number | Publication Date |
---|---|
US6351409B1 true US6351409B1 (en) | 2002-02-26 |
Family
ID=25034875
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/754,458 Expired - Fee Related US6351409B1 (en) | 2001-01-04 | 2001-01-04 | MRAM write apparatus and method |
Country Status (5)
Country | Link |
---|---|
US (1) | US6351409B1 (en) |
JP (1) | JP2004526270A (en) |
CN (1) | CN100403447C (en) |
TW (1) | TW546654B (en) |
WO (1) | WO2002054407A2 (en) |
Cited By (49)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6430085B1 (en) * | 2001-08-27 | 2002-08-06 | Motorola, Inc. | Magnetic random access memory having digit lines and bit lines with shape and induced anisotropy ferromagnetic cladding layer and method of manufacture |
US6430084B1 (en) * | 2001-08-27 | 2002-08-06 | Motorola, Inc. | Magnetic random access memory having digit lines and bit lines with a ferromagnetic cladding layer |
US6501144B1 (en) * | 2001-11-13 | 2002-12-31 | Motorola, Inc. | Conductive line with multiple turns for programming a MRAM device |
US6522577B1 (en) | 2002-06-05 | 2003-02-18 | Micron Technology, Inc. | System and method for enabling chip level erasing and writing for magnetic random access memory devices |
US6577529B1 (en) * | 2002-09-03 | 2003-06-10 | Hewlett-Packard Development Company, L.P. | Multi-bit magnetic memory device |
US20030128603A1 (en) * | 2001-10-16 | 2003-07-10 | Leonid Savtchenko | Method of writing to a scalable magnetoresistance random access memory element |
US6633498B1 (en) * | 2002-06-18 | 2003-10-14 | Motorola, Inc. | Magnetoresistive random access memory with reduced switching field |
US20040042260A1 (en) * | 2002-08-30 | 2004-03-04 | Deak James G. | Write current shunting compensation |
US20040089904A1 (en) * | 2002-11-13 | 2004-05-13 | Bhattacharyya Manoj K. | Mram with asymmetric cladded conductor |
US20040109339A1 (en) * | 2002-12-09 | 2004-06-10 | David Tsang | MRAM memories utilizing magnetic write lines |
US20040130929A1 (en) * | 2002-12-09 | 2004-07-08 | David Tsang | MRAM architecture with a flux closed data storage layere |
US6780653B2 (en) | 2002-06-06 | 2004-08-24 | Micron Technology, Inc. | Methods of forming magnetoresistive memory device assemblies |
US20040179395A1 (en) * | 2003-03-14 | 2004-09-16 | David Tsang | Magnetic tunneling junction cell array with shared reference layer for MRAM applications |
EP1473734A1 (en) * | 2003-04-29 | 2004-11-03 | Hewlett-Packard Development Company, L.P. | Magnetic memory cell |
US20040264238A1 (en) * | 2003-06-27 | 2004-12-30 | Akerman Bengt J. | MRAM element and methods for writing the MRAM element |
US20050045929A1 (en) * | 2003-08-25 | 2005-03-03 | Janesky Jason A. | Magnetoresistive random access memory with reduced switching field variation |
WO2005038812A1 (en) * | 2003-09-16 | 2005-04-28 | Nec Corporation | Semiconductor storage device and method for writing data into semiconductor storage device |
US20050213246A1 (en) * | 2004-03-25 | 2005-09-29 | Seagate Technology Llc | Magnetic recording head with clad coil |
US20050219771A1 (en) * | 2004-03-30 | 2005-10-06 | Rie Sato | Magnetic sensor, magnetic field sensing method, semagnetic recording head, and magnetic memory device |
US20060018057A1 (en) * | 2004-07-26 | 2006-01-26 | Yiming Huai | Magnetic tunnel junction having diffusion stop layer |
US20060017083A1 (en) * | 2002-07-17 | 2006-01-26 | Slaughter Jon M | Multi-state magnetoresistance random access cell with improved memory storage density |
US20060108620A1 (en) * | 2004-11-24 | 2006-05-25 | Rizzo Nicholas D | Reduced power magnetoresistive random access memory elements |
US20070030723A1 (en) * | 2005-08-04 | 2007-02-08 | Industrial Technology Research Institute | Magnetic memory arrays |
US20070063237A1 (en) * | 2005-09-20 | 2007-03-22 | Yiming Huai | Magnetic device having multilayered free ferromagnetic layer |
US7224601B2 (en) | 2005-08-25 | 2007-05-29 | Grandis Inc. | Oscillating-field assisted spin torque switching of a magnetic tunnel junction memory element |
US20070171694A1 (en) * | 2005-12-23 | 2007-07-26 | Yiming Huai | Current-switched spin-transfer magnetic devices with reduced spin-transfer switching current density |
US20070246787A1 (en) * | 2006-03-29 | 2007-10-25 | Lien-Chang Wang | On-plug magnetic tunnel junction devices based on spin torque transfer switching |
US20080061388A1 (en) * | 2006-09-13 | 2008-03-13 | Zhitao Diao | Devices and circuits based on magnetic tunnel junctions utilizing a multilayer barrier |
US20080145951A1 (en) * | 2006-12-19 | 2008-06-19 | Liesl Folks | High density spin torque three dimensional (3D) memory arrays addressed with microwave current |
US20090032891A1 (en) * | 2007-07-31 | 2009-02-05 | Industrial Technology Research Institute | Structure of magnetic random access memory and fabrication method thereof |
US20090050991A1 (en) * | 2007-08-22 | 2009-02-26 | Hide Nagai | Magnetic Element Having Low Saturation Magnetization |
US20090116310A1 (en) * | 2006-12-19 | 2009-05-07 | Hitachi Global Storage Technologies Netherlands Bv | Method and apparatus for write enable and inhibit for high density spin torque three dimensional (3d) memory arrays |
US20100067293A1 (en) * | 2008-09-12 | 2010-03-18 | David Chang-Cheng Yu | Programmable and Redundant Circuitry Based On Magnetic Tunnel Junction (MTJ) |
US20100072524A1 (en) * | 2005-09-20 | 2010-03-25 | Yiming Huai | Magnetic Devices Having Oxide Antiferromagnetic Layer Next To Free Ferromagnetic Layer |
US7777261B2 (en) | 2005-09-20 | 2010-08-17 | Grandis Inc. | Magnetic device having stabilized free ferromagnetic layer |
US20100214835A1 (en) * | 2007-06-27 | 2010-08-26 | Yunfei Ding | Magnetic shielding in magnetic multilayer structures |
US20100226167A1 (en) * | 2009-03-03 | 2010-09-09 | Kabushiki Kaisha Toshiba | Magnetic memory |
CN101354908B (en) * | 2007-07-23 | 2011-01-19 | 财团法人工业技术研究院 | Data read-in control circuit for bolt-button type magnetic storage and data read-in method thereof |
US20110105237A1 (en) * | 2009-11-03 | 2011-05-05 | Wonderland Nurserygoods Company Limited | Swing Apparatus with Detachable Infant Holding Device |
US20110149632A1 (en) * | 2009-12-17 | 2011-06-23 | Wenyu Chen | Multilevel frequency addressable field driven mram |
US20120126904A1 (en) * | 2010-11-24 | 2012-05-24 | Samsung Electronics Co., Ltd. | Oscillators And Methods Of Manufacturing And Operating The Same |
US8358154B2 (en) | 2010-10-29 | 2013-01-22 | Honeywell International Inc. | Magnetic logic gate |
US8358149B2 (en) | 2010-10-29 | 2013-01-22 | Honeywell International Inc. | Magnetic logic gate |
US8374020B2 (en) | 2010-10-29 | 2013-02-12 | Honeywell International Inc. | Reduced switching-energy magnetic elements |
US8427197B2 (en) | 2011-06-15 | 2013-04-23 | Honeywell International Inc. | Configurable reference circuit for logic gates |
US8427199B2 (en) | 2010-10-29 | 2013-04-23 | Honeywell International Inc. | Magnetic logic gate |
TWI409813B (en) * | 2005-10-28 | 2013-09-21 | Ibm | Tuned pinned layers for magnetic tunnel junctions with multicomponent free layers and method of forming the same |
CN105008916A (en) * | 2013-02-05 | 2015-10-28 | 朗盛流量测量公司 | Conductivity measurements |
US11415446B2 (en) | 2017-03-28 | 2022-08-16 | Roxar Flow Measurement As | Flow measuring system |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6559511B1 (en) * | 2001-11-13 | 2003-05-06 | Motorola, Inc. | Narrow gap cladding field enhancement for low power programming of a MRAM device |
JP4825975B2 (en) * | 2006-03-06 | 2011-11-30 | 国立大学法人九州大学 | Magnetic memory device and writing method thereof |
TWI451410B (en) * | 2008-04-18 | 2014-09-01 | Sony Corp | Recording method of magnetic memory element |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5946227A (en) * | 1998-07-20 | 1999-08-31 | Motorola, Inc. | Magnetoresistive random access memory with shared word and digit lines |
US6163477A (en) * | 1999-08-06 | 2000-12-19 | Hewlett Packard Company | MRAM device using magnetic field bias to improve reproducibility of memory cell switching |
US6205051B1 (en) * | 1998-09-04 | 2001-03-20 | Hewlett Packard Company | Stabilized magnetic memory cell |
US6272040B1 (en) * | 2000-09-29 | 2001-08-07 | Motorola, Inc. | System and method for programming a magnetoresistive memory device |
US6285581B1 (en) * | 1999-12-13 | 2001-09-04 | Motorola, Inc. | MRAM having semiconductor device integrated therein |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5420819A (en) * | 1992-09-24 | 1995-05-30 | Nonvolatile Electronics, Incorporated | Method for sensing data in a magnetoresistive memory using large fractions of memory cell films for data storage |
US5946228A (en) * | 1998-02-10 | 1999-08-31 | International Business Machines Corporation | Limiting magnetic writing fields to a preferred portion of a changeable magnetic region in magnetic devices |
DE19853447A1 (en) * | 1998-11-19 | 2000-05-25 | Siemens Ag | Magnetic storage |
US6134139A (en) * | 1999-07-28 | 2000-10-17 | Hewlett-Packard | Magnetic memory structure with improved half-select margin |
US6404674B1 (en) * | 2001-04-02 | 2002-06-11 | Hewlett Packard Company Intellectual Property Administrator | Cladded read-write conductor for a pinned-on-the-fly soft reference layer |
-
2001
- 2001-01-04 US US09/754,458 patent/US6351409B1/en not_active Expired - Fee Related
- 2001-12-26 CN CNB018217834A patent/CN100403447C/en not_active Expired - Fee Related
- 2001-12-26 JP JP2002555419A patent/JP2004526270A/en active Pending
- 2001-12-26 WO PCT/US2001/049565 patent/WO2002054407A2/en active Application Filing
-
2002
- 2002-01-02 TW TW091100004A patent/TW546654B/en not_active IP Right Cessation
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5946227A (en) * | 1998-07-20 | 1999-08-31 | Motorola, Inc. | Magnetoresistive random access memory with shared word and digit lines |
US6205051B1 (en) * | 1998-09-04 | 2001-03-20 | Hewlett Packard Company | Stabilized magnetic memory cell |
US6163477A (en) * | 1999-08-06 | 2000-12-19 | Hewlett Packard Company | MRAM device using magnetic field bias to improve reproducibility of memory cell switching |
US6285581B1 (en) * | 1999-12-13 | 2001-09-04 | Motorola, Inc. | MRAM having semiconductor device integrated therein |
US6272040B1 (en) * | 2000-09-29 | 2001-08-07 | Motorola, Inc. | System and method for programming a magnetoresistive memory device |
Cited By (97)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6430084B1 (en) * | 2001-08-27 | 2002-08-06 | Motorola, Inc. | Magnetic random access memory having digit lines and bit lines with a ferromagnetic cladding layer |
US6430085B1 (en) * | 2001-08-27 | 2002-08-06 | Motorola, Inc. | Magnetic random access memory having digit lines and bit lines with shape and induced anisotropy ferromagnetic cladding layer and method of manufacture |
US20030128603A1 (en) * | 2001-10-16 | 2003-07-10 | Leonid Savtchenko | Method of writing to a scalable magnetoresistance random access memory element |
US6501144B1 (en) * | 2001-11-13 | 2002-12-31 | Motorola, Inc. | Conductive line with multiple turns for programming a MRAM device |
US6650564B1 (en) | 2002-06-05 | 2003-11-18 | Micron Technology, Inc. | System and method for enabling chip level erasing and writing for magnetic random access memory devices |
US6522577B1 (en) | 2002-06-05 | 2003-02-18 | Micron Technology, Inc. | System and method for enabling chip level erasing and writing for magnetic random access memory devices |
US7038286B2 (en) | 2002-06-06 | 2006-05-02 | Micron Technology, Inc. | Magnetoresistive memory device assemblies |
US7279762B2 (en) | 2002-06-06 | 2007-10-09 | Micron Technology, Inc. | Magnetoresistive memory device assemblies, and methods of forming magnetoresistive memory device assemblies |
US6780653B2 (en) | 2002-06-06 | 2004-08-24 | Micron Technology, Inc. | Methods of forming magnetoresistive memory device assemblies |
US20060076635A1 (en) * | 2002-06-06 | 2006-04-13 | Hasan Nejad | Magnetoresistive memory device assemblies, and methods of forming magnetoresistive memory device assemblies |
US20050040453A1 (en) * | 2002-06-06 | 2005-02-24 | Hasan Nejad | Magnetoresistive memory device assemblies |
US6781174B2 (en) | 2002-06-06 | 2004-08-24 | Micron Technology, Inc. | Magnetoresistive memory device assemblies |
US6633498B1 (en) * | 2002-06-18 | 2003-10-14 | Motorola, Inc. | Magnetoresistive random access memory with reduced switching field |
US20060017083A1 (en) * | 2002-07-17 | 2006-01-26 | Slaughter Jon M | Multi-state magnetoresistance random access cell with improved memory storage density |
US7274591B2 (en) | 2002-08-30 | 2007-09-25 | Micron Technology, Inc. | Write current shunting compensation |
US20050078512A1 (en) * | 2002-08-30 | 2005-04-14 | Deak James G. | Write current shunting compensation |
US20040042260A1 (en) * | 2002-08-30 | 2004-03-04 | Deak James G. | Write current shunting compensation |
US6807087B2 (en) * | 2002-08-30 | 2004-10-19 | Micron Technology, Inc. | Write current shunting compensation |
US6577529B1 (en) * | 2002-09-03 | 2003-06-10 | Hewlett-Packard Development Company, L.P. | Multi-bit magnetic memory device |
US6693825B1 (en) * | 2002-09-03 | 2004-02-17 | Hewlett-Packard Development Company, L.P. | Magneto-resistive device including clad conductor |
US20040089904A1 (en) * | 2002-11-13 | 2004-05-13 | Bhattacharyya Manoj K. | Mram with asymmetric cladded conductor |
US6740947B1 (en) | 2002-11-13 | 2004-05-25 | Hewlett-Packard Development Company, L.P. | MRAM with asymmetric cladded conductor |
US20040130929A1 (en) * | 2002-12-09 | 2004-07-08 | David Tsang | MRAM architecture with a flux closed data storage layere |
US20040109339A1 (en) * | 2002-12-09 | 2004-06-10 | David Tsang | MRAM memories utilizing magnetic write lines |
WO2004053880A3 (en) * | 2002-12-09 | 2005-05-26 | Applied Spintronics Tech Inc | Mram memories utilizing magnetic write lines |
US6909633B2 (en) * | 2002-12-09 | 2005-06-21 | Applied Spintronics Technology, Inc. | MRAM architecture with a flux closed data storage layer |
US6909630B2 (en) * | 2002-12-09 | 2005-06-21 | Applied Spintronics Technology, Inc. | MRAM memories utilizing magnetic write lines |
WO2004053880A2 (en) * | 2002-12-09 | 2004-06-24 | Applied Spintronics Technology, Inc. | Mram memories utilizing magnetic write lines |
US6963500B2 (en) * | 2003-03-14 | 2005-11-08 | Applied Spintronics Technology, Inc. | Magnetic tunneling junction cell array with shared reference layer for MRAM applications |
US20040179395A1 (en) * | 2003-03-14 | 2004-09-16 | David Tsang | Magnetic tunneling junction cell array with shared reference layer for MRAM applications |
WO2004084224A2 (en) * | 2003-03-14 | 2004-09-30 | Applied Spintronics Technology, Inc. | Magnetic tunneling junction cell array with shared reference layer for mram applications. |
WO2004084224A3 (en) * | 2003-03-14 | 2005-07-07 | Applied Spintronics Tech Inc | Magnetic tunneling junction cell array with shared reference layer for mram applications. |
EP1473734A1 (en) * | 2003-04-29 | 2004-11-03 | Hewlett-Packard Development Company, L.P. | Magnetic memory cell |
US20040264238A1 (en) * | 2003-06-27 | 2004-12-30 | Akerman Bengt J. | MRAM element and methods for writing the MRAM element |
US20050045929A1 (en) * | 2003-08-25 | 2005-03-03 | Janesky Jason A. | Magnetoresistive random access memory with reduced switching field variation |
WO2005038812A1 (en) * | 2003-09-16 | 2005-04-28 | Nec Corporation | Semiconductor storage device and method for writing data into semiconductor storage device |
WO2005048262A3 (en) * | 2003-10-16 | 2005-08-04 | Applied Spintronics Tech Inc | Mram architecture with a flux closed data storage layer |
WO2005048262A2 (en) * | 2003-10-16 | 2005-05-26 | Applied Spintronics Technology, Inc. | Mram architecture with a flux closed data storage layer |
US20050213246A1 (en) * | 2004-03-25 | 2005-09-29 | Seagate Technology Llc | Magnetic recording head with clad coil |
US7310202B2 (en) | 2004-03-25 | 2007-12-18 | Seagate Technology Llc | Magnetic recording head with clad coil |
US7471491B2 (en) * | 2004-03-30 | 2008-12-30 | Kabushiki Kaisha Toshiba | Magnetic sensor having a frequency filter coupled to an output of a magnetoresistance element |
US20050219771A1 (en) * | 2004-03-30 | 2005-10-06 | Rie Sato | Magnetic sensor, magnetic field sensing method, semagnetic recording head, and magnetic memory device |
US20090097169A1 (en) * | 2004-03-30 | 2009-04-16 | Rie Sato | Magnetic sensor, magnetic field sensing method, semagnetic recording head, and magnetic memory device |
US7817375B2 (en) | 2004-03-30 | 2010-10-19 | Kabushiki Kaisha Toshiba | Magnetic recording head having spin wave oscillator which locally heats a recording track |
US20090097167A1 (en) * | 2004-03-30 | 2009-04-16 | Rie Sato | Magnetic sensor, magnetic field sensing method, semagnetic recording head, and magnetic memory device |
US7813087B2 (en) | 2004-03-30 | 2010-10-12 | Kabushiki Kaisha Toshiba | Magnetic memory device having spin wave oscillator arranged to heat magnetic tunnel junction element |
US7576956B2 (en) | 2004-07-26 | 2009-08-18 | Grandis Inc. | Magnetic tunnel junction having diffusion stop layer |
US20060018057A1 (en) * | 2004-07-26 | 2006-01-26 | Yiming Huai | Magnetic tunnel junction having diffusion stop layer |
US20060108620A1 (en) * | 2004-11-24 | 2006-05-25 | Rizzo Nicholas D | Reduced power magnetoresistive random access memory elements |
US20070030723A1 (en) * | 2005-08-04 | 2007-02-08 | Industrial Technology Research Institute | Magnetic memory arrays |
US7397694B2 (en) * | 2005-08-04 | 2008-07-08 | Industrial Technology Research Institute | Magnetic memory arrays |
US20080239800A1 (en) * | 2005-08-04 | 2008-10-02 | Chi-Ming Chen | Magnetic memory arrays |
US7224601B2 (en) | 2005-08-25 | 2007-05-29 | Grandis Inc. | Oscillating-field assisted spin torque switching of a magnetic tunnel junction memory element |
US20070063237A1 (en) * | 2005-09-20 | 2007-03-22 | Yiming Huai | Magnetic device having multilayered free ferromagnetic layer |
US7973349B2 (en) | 2005-09-20 | 2011-07-05 | Grandis Inc. | Magnetic device having multilayered free ferromagnetic layer |
US7859034B2 (en) | 2005-09-20 | 2010-12-28 | Grandis Inc. | Magnetic devices having oxide antiferromagnetic layer next to free ferromagnetic layer |
US20100072524A1 (en) * | 2005-09-20 | 2010-03-25 | Yiming Huai | Magnetic Devices Having Oxide Antiferromagnetic Layer Next To Free Ferromagnetic Layer |
US7777261B2 (en) | 2005-09-20 | 2010-08-17 | Grandis Inc. | Magnetic device having stabilized free ferromagnetic layer |
TWI409813B (en) * | 2005-10-28 | 2013-09-21 | Ibm | Tuned pinned layers for magnetic tunnel junctions with multicomponent free layers and method of forming the same |
US7430135B2 (en) | 2005-12-23 | 2008-09-30 | Grandis Inc. | Current-switched spin-transfer magnetic devices with reduced spin-transfer switching current density |
US20070171694A1 (en) * | 2005-12-23 | 2007-07-26 | Yiming Huai | Current-switched spin-transfer magnetic devices with reduced spin-transfer switching current density |
US20070246787A1 (en) * | 2006-03-29 | 2007-10-25 | Lien-Chang Wang | On-plug magnetic tunnel junction devices based on spin torque transfer switching |
US20080061388A1 (en) * | 2006-09-13 | 2008-03-13 | Zhitao Diao | Devices and circuits based on magnetic tunnel junctions utilizing a multilayer barrier |
US7851840B2 (en) | 2006-09-13 | 2010-12-14 | Grandis Inc. | Devices and circuits based on magnetic tunnel junctions utilizing a multilayer barrier |
US8422284B2 (en) | 2006-12-19 | 2013-04-16 | HGST Netherlands B.V. | High density spin torque three dimensional (3D) memory arrays addressed with microwave current |
US7872905B2 (en) | 2006-12-19 | 2011-01-18 | Hitachi Global Storage Technologies Netherlands B.V. | Method and apparatus for write enable and inhibit for high density spin torque three dimensional (3D) memory arrays |
US20080145951A1 (en) * | 2006-12-19 | 2008-06-19 | Liesl Folks | High density spin torque three dimensional (3D) memory arrays addressed with microwave current |
US7652915B2 (en) | 2006-12-19 | 2010-01-26 | Hitachi Global Storage Technologies Netherlands B.V. | High density spin torque three dimensional (3D) memory arrays addressed with microwave current |
US20090116310A1 (en) * | 2006-12-19 | 2009-05-07 | Hitachi Global Storage Technologies Netherlands Bv | Method and apparatus for write enable and inhibit for high density spin torque three dimensional (3d) memory arrays |
US20100118585A1 (en) * | 2006-12-19 | 2010-05-13 | Hitachi Global Storage Technologies Netherlands B.V. | High density spin torque three dimensional (3d) memory arrays addressed with microwave current |
US20100214835A1 (en) * | 2007-06-27 | 2010-08-26 | Yunfei Ding | Magnetic shielding in magnetic multilayer structures |
US20110210410A1 (en) * | 2007-06-27 | 2011-09-01 | Grandis Inc. | Magnetic shielding in magnetic multilayer structures |
US7957179B2 (en) | 2007-06-27 | 2011-06-07 | Grandis Inc. | Magnetic shielding in magnetic multilayer structures |
US8213221B2 (en) | 2007-06-27 | 2012-07-03 | Grandis, Inc. | Magnetic shielding in magnetic multilayer structures |
CN101354908B (en) * | 2007-07-23 | 2011-01-19 | 财团法人工业技术研究院 | Data read-in control circuit for bolt-button type magnetic storage and data read-in method thereof |
US20090032891A1 (en) * | 2007-07-31 | 2009-02-05 | Industrial Technology Research Institute | Structure of magnetic random access memory and fabrication method thereof |
US20090050991A1 (en) * | 2007-08-22 | 2009-02-26 | Hide Nagai | Magnetic Element Having Low Saturation Magnetization |
US8476723B2 (en) | 2007-08-22 | 2013-07-02 | Grandis, Inc. | Magnetic element having low saturation magnetization |
US7982275B2 (en) | 2007-08-22 | 2011-07-19 | Grandis Inc. | Magnetic element having low saturation magnetization |
US7894248B2 (en) | 2008-09-12 | 2011-02-22 | Grandis Inc. | Programmable and redundant circuitry based on magnetic tunnel junction (MTJ) |
US20100067293A1 (en) * | 2008-09-12 | 2010-03-18 | David Chang-Cheng Yu | Programmable and Redundant Circuitry Based On Magnetic Tunnel Junction (MTJ) |
US20100226167A1 (en) * | 2009-03-03 | 2010-09-09 | Kabushiki Kaisha Toshiba | Magnetic memory |
US8238144B2 (en) | 2009-03-03 | 2012-08-07 | Kabushiki Kaisha Toshiba | Magnetic memory |
US20110105237A1 (en) * | 2009-11-03 | 2011-05-05 | Wonderland Nurserygoods Company Limited | Swing Apparatus with Detachable Infant Holding Device |
US8199553B2 (en) | 2009-12-17 | 2012-06-12 | Hitachi Global Storage Technologies Netherlands B.V. | Multilevel frequency addressable field driven MRAM |
US20110149632A1 (en) * | 2009-12-17 | 2011-06-23 | Wenyu Chen | Multilevel frequency addressable field driven mram |
US8358154B2 (en) | 2010-10-29 | 2013-01-22 | Honeywell International Inc. | Magnetic logic gate |
US8358149B2 (en) | 2010-10-29 | 2013-01-22 | Honeywell International Inc. | Magnetic logic gate |
US8374020B2 (en) | 2010-10-29 | 2013-02-12 | Honeywell International Inc. | Reduced switching-energy magnetic elements |
US8427199B2 (en) | 2010-10-29 | 2013-04-23 | Honeywell International Inc. | Magnetic logic gate |
US8598957B2 (en) * | 2010-11-24 | 2013-12-03 | Samsung Electronics Co., Ltd. | Oscillators and methods of manufacturing and operating the same |
US20120126904A1 (en) * | 2010-11-24 | 2012-05-24 | Samsung Electronics Co., Ltd. | Oscillators And Methods Of Manufacturing And Operating The Same |
US8427197B2 (en) | 2011-06-15 | 2013-04-23 | Honeywell International Inc. | Configurable reference circuit for logic gates |
CN105008916A (en) * | 2013-02-05 | 2015-10-28 | 朗盛流量测量公司 | Conductivity measurements |
US20150346117A1 (en) * | 2013-02-05 | 2015-12-03 | Roxar Flow Measurement As | Conductivity measurements |
US10359372B2 (en) * | 2013-02-05 | 2019-07-23 | Roxar Flow Measurement As | Conductivity measurements |
US11415446B2 (en) | 2017-03-28 | 2022-08-16 | Roxar Flow Measurement As | Flow measuring system |
Also Published As
Publication number | Publication date |
---|---|
JP2004526270A (en) | 2004-08-26 |
TW546654B (en) | 2003-08-11 |
WO2002054407A2 (en) | 2002-07-11 |
CN1484834A (en) | 2004-03-24 |
WO2002054407A3 (en) | 2003-01-16 |
CN100403447C (en) | 2008-07-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6351409B1 (en) | MRAM write apparatus and method | |
US7149106B2 (en) | Spin-transfer based MRAM using angular-dependent selectivity | |
US5734605A (en) | Multi-layer magnetic tunneling junction memory cells | |
US5768181A (en) | Magnetic device having multi-layer with insulating and conductive layers | |
US6956257B2 (en) | Magnetic memory element and memory device including same | |
US6269018B1 (en) | Magnetic random access memory using current through MTJ write mechanism | |
US5953248A (en) | Low switching field magnetic tunneling junction for high density arrays | |
KR100898875B1 (en) | Writing to a scalable MRAM element | |
US6081445A (en) | Method to write/read MRAM arrays | |
EP1653475B1 (en) | Multi-bit magnetic random access memory device and method for writing the same | |
US8976579B2 (en) | Magnetic memory element, magnetic memory, and magnetic memory device | |
US20080049488A1 (en) | Spin-transfer based MRAM with reduced critical current density | |
US7589994B2 (en) | Methods of writing data to magnetic random access memory devices with bit line and/or digit line magnetic layers | |
US20100277971A1 (en) | Method for reducing current density in a magnetoelectronic device | |
US6925000B2 (en) | Method and apparatus for a high density magnetic random access memory (MRAM) with stackable architecture | |
CN1842873A (en) | Method of writing to a multi-state magnetic random access memory cell | |
US7218556B2 (en) | Method of writing to MRAM devices | |
US20040066668A1 (en) | Antiferromagnetically coupled bi-layer sensor for magnetic random access memory | |
US6735112B2 (en) | Magneto-resistive memory cell structures with improved selectivity | |
US3452334A (en) | Magnetic film memories with an intermediate conductive element as a drive line return path | |
US3461438A (en) | Memory element having two orthogonally disposed magnetic films | |
US6989975B2 (en) | Magnetoresistive device including pinned structure with a layer that provides texture for pinning | |
CN113451355B (en) | Spin orbit torque based magnetic memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MOTOROLA, INC., ILLINOIS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RIZZO, NICHOLAS D.;ENGEL, BRADLEY N.;REEL/FRAME:011430/0975 Effective date: 20010104 |
|
CC | Certificate of correction | ||
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 Owner name: FREESCALE SEMICONDUCTOR, INC.,TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MOTOROLA, INC.;REEL/FRAME:015698/0657 Effective date: 20040404 |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
AS | Assignment |
Owner name: CITIBANK, N.A. AS COLLATERAL AGENT, NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 Owner name: CITIBANK, N.A. AS COLLATERAL AGENT,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:FREESCALE SEMICONDUCTOR, INC.;FREESCALE ACQUISITION CORPORATION;FREESCALE ACQUISITION HOLDINGS CORP.;AND OTHERS;REEL/FRAME:018855/0129 Effective date: 20061201 |
|
AS | Assignment |
Owner name: EVERSPIN TECHNOLOGIES, INC., ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:022597/0062 Effective date: 20090225 Owner name: EVERSPIN TECHNOLOGIES, INC.,ARIZONA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:022597/0062 Effective date: 20090225 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: EVERSPIN TECHNOLOGIES, INC., ARIZONA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:024767/0398 Effective date: 20080605 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20140226 |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037354/0225 Effective date: 20151207 |