US6417754B1 - Three-dimensional coil inductor - Google Patents

Three-dimensional coil inductor Download PDF

Info

Publication number
US6417754B1
US6417754B1 US09/206,498 US20649898A US6417754B1 US 6417754 B1 US6417754 B1 US 6417754B1 US 20649898 A US20649898 A US 20649898A US 6417754 B1 US6417754 B1 US 6417754B1
Authority
US
United States
Prior art keywords
traces
core
forming
locating
over
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related, expires
Application number
US09/206,498
Inventor
Anthony F. Bernhardt
Vincent Malba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lawrence Livermore National Security LLC
Original Assignee
University of California
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of California filed Critical University of California
Priority to US09/206,498 priority Critical patent/US6417754B1/en
Assigned to REGENTS OF THE UNIVERSITY OF CALIFORNIA, THE reassignment REGENTS OF THE UNIVERSITY OF CALIFORNIA, THE ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: BERNHARDT, ANTHONY F., MALBA, VINCENT
Assigned to ENERGY, U.S. DEPARTMENT OF reassignment ENERGY, U.S. DEPARTMENT OF CONFIRMATORY LICENSE (SEE DOCUMENT FOR DETAILS). Assignors: CALIFORNIA, UNIVERSITY OF
Application granted granted Critical
Publication of US6417754B1 publication Critical patent/US6417754B1/en
Assigned to LAWRENCE LIVERMORE NATIONAL SECURITY LLC reassignment LAWRENCE LIVERMORE NATIONAL SECURITY LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: THE REGENTS OF THE UNIVERSITY OF CALIFORNIA
Adjusted expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F5/00—Coils
    • H01F5/003—Printed circuit coils
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00—Fixed inductances of the signal type 
    • H01F17/0006—Printed inductances
    • H01F17/0033—Printed inductances with the coil helically wound around a magnetic core
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F41/00—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties
    • H01F41/02—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets
    • H01F41/04—Apparatus or processes specially adapted for manufacturing or assembling magnets, inductances or transformers; Apparatus or processes specially adapted for manufacturing materials characterised by their magnetic properties for manufacturing cores, coils, or magnets for manufacturing coils
    • H01F41/041—Printed circuit coils
    • H01F41/046—Printed circuit coils structurally combined with ferromagnetic material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5227—Inductive arrangements or effects of, or between, wiring layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H01L23/645—Inductive arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/10—Inductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/4902—Electromagnet, transformer or inductor

Definitions

  • the present invention relates generally to inductive devices and methods for fabricating such devices, and more particularly to a three-dimensional coil inductor.
  • Inductors are a fundamental electromagnetic component necessary to a wide variety of devices, such as actuators, relays, motors, DC-to-DC converters and RF circuits. Inductors having large inductances typically consist of wires wrapped around a bulk dielectric or ferromagnetic core, such as those used in power converters and relays. Power delivery and conversion subsystems incorporating such inductors are often one of the largest, heaviest, and most physically awkward components of an electronic system. Relays also require large inductances for proper operation and, as a result, are typically very bulky and complex devices. In addition, relays currently are built with a large number of discrete parts, which are often laboriously fabricated.
  • Small inductors are substantially two-dimensional (i.e. their lateral dimensions greatly exceed their vertical dimension) thin-film devices etched on either circuit boards or silicon wafers.
  • Spiral inductors fabricated on a silicon substrate are one such example.
  • Such inductors typically have very small inductances and a limited usefulness due to a magnetic coupling with the silicon substrate resulting in eddy-current loss and a higher than normal parasitic capacitance. As a result, the inductance, energy storage and power handling of such inductors are very limited.
  • miniature electrostatic relays have been produced, using thin film techniques, however, they often fail to develop sufficient magnetic force to ensure a reliable metal-to-metal contact.
  • a typical RF communication device such as a cellular telephone operates at around 1 GHz and requires inductors with an inductance on the order of 5nH, a Q of at least 10, and a self-resonant frequency well in excess of the operating frequency.
  • the present invention is a three-dimensional coil inductor and a method for fabricating said inductor.
  • the inductor can take two forms.
  • a first inductor includes a substrate, such as a silicon wafer; a set of lower electrically conductive traces positioned on the substrate; a core placed over the lower traces; a set of side electrically conductive traces laid on the core and the lower traces; and a set of upper electrically conductive traces attached to the side traces so as to form the first inductor.
  • a second inductor includes a substrate including a recess; a set of lower traces placed on the substrate within the recess; a set of side traces placed on the substrate and attached to the set of lower traces within the recess; a core positioned over the lower traces; and a set of upper traces overlaying the core and attached to the set of side traces so as to form the second inductor.
  • Fabrication of the first inductor includes the steps of forming a set of lower traces on a substrate; positioning a core over the lower traces; forming a set of side traces on the core; connecting the side traces to the lower traces; forming a set of upper traces on the core; and connecting the upper traces to the side traces so as to form a coil structure.
  • Fabrication of the second inductor includes the steps of providing a substrate having a recess; forming a set of lower traces within the recess; forming a set of side traces within the recess; connecting the side traces to the lower traces; positioning a core over the lower traces; forming a set of upper traces on the core; and connecting the upper traces to the side traces so as to form a coil structure.
  • the present invention permits fabrication of miniature three-dimensional versions of efficient, macroscopic coil or solenoidal inductors as well as other electromagnetic components and systems.
  • the present invention is particularly useful in RF applications, such as cellular phones, where improvements in IC technology can yield a significant competitive advantage.
  • the three-dimensional inductor structure minimizes capacitive coupling to the substrate and eddy current loss.
  • Low fabrication temperatures enable the inductor to be placed on top of a substrate having active devices without affecting characteristics of those devices.
  • Thick copper traces can be used to reduce series resistance, ensuring a high Q factor for RF applications, possibly enabling construction of monolithic wireless transceivers.
  • Monolithic indicates that inductor windings are deposited on a three dimensional inductor core, in contrast to current practices of either wrapping a wire around a three dimensional core, or depositing metal on a substantially two dimensional core.
  • Electromagnets which can handle higher coil currents and operate relays can also be fabricated using the techniques of the present invention. Compact and integrated power converters can also be fabricated. Such power converters could find application in various power generation, storage and distribution systems. Performance of such devices would far exceed that of conventional component-based systems in terms of power density, efficiency, form factor and cost.
  • FIGS. 1A and 1B are pictorial diagrams of a top view and a cross-section view of a first three-dimensional coil inductor fabricated on a first substrate;
  • FIGS. 2A through 2G are pictorial diagrams of a first exemplary method for fabricating an inductor similar to the first inductor on a substrate similar to the first substrate;
  • FIG. 3 is a pictorial diagram of a top view of a two-turn inductor fabricated using the exemplary method
  • FIG. 4 is a pictorial diagram of a perspective view of the two-turn inductor fabricated using the exemplary method
  • FIG. 5 is a pictorial diagram of a perspective view of a one-turn inductor fabricated using the exemplary method
  • FIG. 6 is a graph of inductance (L) and quality (Q) verses frequency (GHz) for the one-turn inductor;
  • FIG. 7 is a pictorial diagram of a perspective view of a four-turn inductor fabricated using the exemplary method
  • FIG. 8 is a graph of inductance (L) and quality (Q) verses frequency (GHz) for the four-turn inductor.
  • FIGS. 9A through 9D are a pictorial diagram of an exemplary method for fabricating a second three-dimensional coil inductor within a second substrate.
  • FIGS. 1A and 1B are pictorial diagrams of a top view and a cross-section view of a first three-dimensional coil inductor 102 fabricated on a first substrate 104 .
  • the first substrate 104 is a silicon-substrate, however, those skilled in the art will recognize that the first inductor 102 may also be constructed over a non-silicon substrate.
  • the inductor 102 consists of a set of traces formed about a central core 106 .
  • the traces include a set of lower traces 108 formed over an oxide 110 on the substrate 104 , a set of side traces 112 formed about the core 106 , and a set of upper traces 114 formed on top of the core 106 .
  • the traces 108 , 112 , 114 are connected to each other at a series of joints 116 to form a continuous spiral loop which is the inductor 102 .
  • the core 106 can be dissolved or otherwise removed from the inductor 102 .
  • the first inductor 102 shown in FIG. 1 is a two-turn 118 coil inductor.
  • the inductor 102 design reduces a portion 120 of the inductor 102 which is in a close proximity to the substrate 104 . Such design reduces substrate 104 loss and thus increases a Q-factor and a self-resonant frequency of the inductor 102 , when compared with common spiral conductors.
  • the traces are formed of Copper (Cu).
  • the low sheet resistance of the copper supports a higher Q-factor.
  • the trace thickness is set to 5 um for inductor operating frequencies near 1 GHz. Trace width is set to about 50 um.
  • the core 106 can be Alumina, which has minimal loss and therefore also supports a high Q-factor at high frequencies, or the core 106 can be a ferro-magnetic material, depending upon how the inductor is to be used.
  • the core 106 is prefabricated and placed on top of the lower traces 108 .
  • a core width should be sufficiently wide so as to discourage tilting of the core 106 during attachment.
  • a mold having an opening over where the core 106 is to be positioned, is placed over the substrate 104 and a core material is directed into the opening.
  • the second construction method is preferred since a large number of inductor cores may be fabricated simultaneously using a single mold and processing step.
  • the core 106 has a cross-section of 650 um by 500 um.
  • FIGS. 2A through 2G are pictorial diagrams of a first exemplary method for fabricating an inductor similar to the first inductor on a substrate 202 similar to the first substrate 104 . Since typical RF transceivers employ inductances on the order of 5 nH, the first exemplary method particularly fabricates inductors with one, two, and four turns of a similar inductance. However, those skilled in the art will recognize that specific materials and thicknesses presented below may be varied to fabricate a wide variety of monolithic inductors.
  • the substrate 202 may be either silicon or ceramic.
  • the substrate 202 passivated with 5 um or 10 um of a low-temperature oxide 204 , see FIG. 2 A.
  • a 500 ⁇ titanium 206 and 3000 ⁇ copper seed layer 208 are sputtered over the oxide 204 , see FIG. 2 B.
  • the two layers 206 and 208 are covered by an 8 um thick electroplated photo-resist 210 .
  • An electroplating method is chosen because such method can conformally deposit a thick resist on a complex surface, such as an inductor core which is discussed later.
  • the photo-resist 210 is exposed through a pattern representing a set of lower traces using photolithography techniques.
  • the electroplated copper is passivated with two 1000 ⁇ layers of electrolytic nickel and gold 214 .
  • the photo-resist 210 and copper/titanium seed layers 204 and 208 are removed with a wet etch, leaving the lower metal traces 212 of the inductor on the substrate 202 , see FIG. 2 D.
  • a core 216 for the inductor can be an insulator, such as Alumina, or a ferromagnetic material, such as iron.
  • a discrete core is cut from a wafer and bonded to the lower copper traces 212 and 214 with an epoxy which is applied at each end of the core and which does not protrude into a high field region between and around the lower copper traces 212 and 214 .
  • a core is formed using a preconstructed mold which shapes a core material or a precursor core material. The mold could be made of polyethylene and the core precursor could be a silica aerogel or xerogel.
  • the core 216 is located on the traces 212 and 214 so that each end of each of the traces 212 and 214 protrude beyond the core and the core 216 substantially comes into physical contact with the traces, see FIG. 2 E. If the core 216 is a conducting material, such as iron, an insulating layer is applied to the traces 212 and 214 before the core 216 is deposited. The insulating layer does not cover the ends of the traces. An insulating layer could instead or additionally be applied about the conducting core before locating the core on the lower traces.
  • the core 216 is sputtered with a 500 ⁇ titanium 218 and 3000 ⁇ copper seed layer 220 , which are then covered by an 8 um thick electroplated photo-resist 222 , see FIG. 2 F.
  • the photo-resist 222 is exposed using 3-D Laser Pantography techniques to form a pattern representing a set of side 224 and upper 226 traces.
  • 3-D Laser Pantography is a technique which uses a mask-less direct-write laser to perform photolithography on a three-dimensional surface.
  • U.S. patent application Ser. No. 08/387,495, entitled “3-D Laser Patterning Process,” filed on Feb. 13, 1995 is incorporated herein by reference and provides a detailed discussion of how the side and upper traces may be formed on the substrate using 3-D Laser Pantography techniques.
  • FIG. 1B illustrates an embodiment with the core 106 having side dimensions of 650 ⁇ m. Since the lower traces 108 are shown having a thickness of 5 ⁇ m, the dimensions of the core are significantly larger than the thickness of the lower traces.
  • Some inductor embodiments may require a gas (i.e. non-solid) core.
  • a core material susceptible to solvents may be chosen and an additional step during fabrication is dissolving the core of the inductor after lower, side and upper traces have been formed.
  • a molded silica aerogel or xerogel core could be rapidly etched away without substantial damage to other materials using a solution containing hydrogen fluoride and an appropriate substitute for the titanium layer.
  • the fabrication steps described above can be incorporated into computer programs which controls various manufacturing equipment to form the inductor. Such programs preferably operate on a conventionally known computer system (not shown).
  • the computer system includes an internal memory for storing computer program instructions which control how a processing unit within the computer accepts, transforms, and outputs data which controls the manufacturing equipment.
  • the internal memory can be configured with computer memory media, such as a compact disk, flash memory cards, a magnetic disc drive or a dynamic random access memory.
  • FIG. 3 is a pictorial diagram of a top view of a two-turn inductor 302 fabricated using the first exemplary method.
  • the inductor 302 is viewed using a scanning electron microscope on a standard silicon wafer substrate 304 having a 5 um oxide layer.
  • the inductor 302 has a core 306 and top trace lines 308 , which are visible in this pictorial.
  • the inductor 302 has an 8 nH inductance, and a peak Q-value of 16 near 900 MHz. This Q-value is substantially higher than that for common spiral inductors.
  • FIG. 4 is a pictorial diagram of a perspective view of the two-turn inductor 302 fabricated using the first exemplary method.
  • the core 306 and side-wall trace lines 310 are visible in this pictorial.
  • FIG. 5 is a pictorial diagram of a perspective view of a one-turn inductor 502 fabricated using the first exemplary method.
  • the inductor 502 is viewed using a scanning electron microscope on a standard silicon wafer substrate 504 .
  • the inductor 502 has a core 506 , upper trace lines 508 , side trace lines 510 , and lower trace lines 512 which are visible in this pictorial.
  • FIG. 6 is a graph of inductance (L) 602 and quality (Q) 604 verses frequency (GHz) 606 for the one-turn inductor 502 .
  • a Q-value of 30 at 1 GHz and a resonant frequency of over 10 GHz were measured for the single turn inductor 502 .
  • the 10 GHz resonant frequency is well above a typical 1 GHz operating frequency for most wireless communications devices.
  • FIG. 7 is a pictorial diagram of a perspective view of a four-turn inductor 702 fabricated using the first exemplary method.
  • the inductor 702 is viewed using a scanning electron microscope on a standard silicon wafer substrate 704 .
  • the inductor 702 has a core 706 , upper trace lines 708 , side trace lines 710 , and lower trace lines 712 which are visible in this pictorial.
  • FIG. 8 is a graph of inductance (L) 802 and quality (Q) 804 verses frequency (GHz) 806 for the four-turn inductor 702 .
  • a Q-value of about 18 at about 700 MHz and a resonant frequency of over 4 GHz were measured for the four turn inductor 702 .
  • FIGS. 9A through 9D are a pictorial diagram of a second exemplary method for fabricating a second three-dimensional coil inductor within a second substrate 902 .
  • the second substrate 902 is preferably a non-silicon substrate, such as a ceramic circuit board.
  • the second exemplary method of inductor fabrication is an alternative especially if a thick film (e.g. ceramic or FR4) circuit-board substrate is used.
  • the second exemplary method of inductor fabrication is also recommended for use in proximity to silicon ICs which would normally be attached, both physically and electrically, to a circuit board.
  • the second exemplary method begins by providing a substrate with a recess 904 having a dimension based on a desired inductance, see FIG. 9 A.
  • the recess 904 can be of any geometric profile, both in cross-section and axially. For instance, either cross-section of the recess 904 may be rectangular with vertical walls, trapezoidal with walls sloping outward as they ascend, or generally of a curved shape.
  • Surfaces in the substrate 902 which form the recess 904 are preferably non-conductive. If the surfaces are conductive, an insulative substance is attached to those surfaces.
  • top 912 , side 914 , and lower 916 traces are fabricated using the metalization and 3D Laser Pantography steps discussed earlier in reference to the first exemplary method, as shown in FIG. 9 B.
  • the top traces 912 are located on a top surface 906 of the substrate 902 .
  • the side traces 914 are located down sides 908 of the recess 904 .
  • the lower traces 916 are located across a bottom 910 of the recess 904 .
  • Two traces are shown in FIG. 9B in preparation for fabricating a one-turn inductor.
  • a core 918 is formed in the recess 904 .
  • the core 918 can be an insulator or a ferromagnetic material, such as iron.
  • the core 918 can be a discrete part which inserted into the recess 904 or can be poured into the recess 904 either in a melted form or as a liquid precursor material which is subsequently cured, see FIG. 9 C.
  • a portion of a gap between a top portion of the core 918 and a top portion of the recess 904 and proximate to the side traces 914 is preferably bridged. Just a portion or an entire amount of the gap may be bridged. Such gap can be bridged with a liquid epoxy which subsequently hardens.
  • an insulating layer is applied to the traces 914 and 916 in the recess 904 prior to placing the core 918 into the recess 904 .
  • an insulating layer is applied to the core 918 before insertion.
  • spacers for keeping the core 918 slightly away from the traces 914 and 916 are inserted in the recess 904 to prevent the core 918 from shorting the traces to each other.
  • an upper trace 920 is laid over the core 918 and connects to two of the top traces 912 which completes fabrication of the one-turn inductor, see FIG. 9 D.
  • the core 918 may be chosen to be susceptible to a solvent and the solvent can then be used to dissolve the core 918 , leaving the one-turn inductor intact.
  • the techniques discussed herein may be used to form coils for solenoids, relays, transformers, antennas, and other electrical devices having coil structures.
  • the techniques discussed herein may be used to form monolithic mechanical structures such as springs or heat spreaders.
  • other monolithic structures may be formed using the techniques described here which form a non-coil lattice or array structures.

Abstract

A three-dimensional coil inductor is disclosed. The inductor includes a substrate; a set of lower electrically conductive traces positioned on the substrate; a core placed over the lower traces; a set of side electrically conductive traces laid on the core and the lower traces; and a set of upper electrically conductive traces attached to the side traces so as to form the inductor. Fabrication of the inductor includes the steps of forming a set of lower traces on a substrate; positioning a core over the lower traces; forming a set of side traces on the core; connecting the side traces to the lower traces; forming a set of upper traces on the core; and connecting the upper traces to the side traces so as to form a coil structure.

Description

REFERENCE TO PROVISIONAL APPLICATIONS TO CLAIM PRIORITY
A priority date for this present U.S. patent application has been established by prior U.S. Provisional patent application, Serial No. 60/067,955, entitled “Monolithic High-Performance Three-Dimensional Coil Inductors for Wireless Communication Applications,” filed on Dec. 8, 1997 by inventor Anthony F. Bernhardt.
The United States Government has rights in this invention pursuant to Contract No. W-7405-ENG-48 between the United States Department of Energy and the University of California for the operation of Lawrence Livermore National Laboratory.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to inductive devices and methods for fabricating such devices, and more particularly to a three-dimensional coil inductor.
2. Discussion of Background Art
Inductors are a fundamental electromagnetic component necessary to a wide variety of devices, such as actuators, relays, motors, DC-to-DC converters and RF circuits. Inductors having large inductances typically consist of wires wrapped around a bulk dielectric or ferromagnetic core, such as those used in power converters and relays. Power delivery and conversion subsystems incorporating such inductors are often one of the largest, heaviest, and most physically awkward components of an electronic system. Relays also require large inductances for proper operation and, as a result, are typically very bulky and complex devices. In addition, relays currently are built with a large number of discrete parts, which are often laboriously fabricated.
Small inductors are substantially two-dimensional (i.e. their lateral dimensions greatly exceed their vertical dimension) thin-film devices etched on either circuit boards or silicon wafers. Spiral inductors fabricated on a silicon substrate are one such example. Such inductors typically have very small inductances and a limited usefulness due to a magnetic coupling with the silicon substrate resulting in eddy-current loss and a higher than normal parasitic capacitance. As a result, the inductance, energy storage and power handling of such inductors are very limited. Likewise, miniature electrostatic relays have been produced, using thin film techniques, however, they often fail to develop sufficient magnetic force to ensure a reliable metal-to-metal contact.
Currently, there exists a need in the art for physically small inductors having relatively large inductances. For instance, RF communication devices are becoming increasingly popular, and competition is driving the development of smaller and more efficient RF devices. A typical RF communication device, such as a cellular telephone operates at around 1 GHz and requires inductors with an inductance on the order of 5nH, a Q of at least 10, and a self-resonant frequency well in excess of the operating frequency.
Many of these inductors are required to fabricate oscillators, filters and matching networks that go into such devices; however, current manufacturing techniques fail to reach such performance levels. For example, conventional aluminum spiral inductors fabricated on standard silicon substrates achieve Q-factors of around only 3 at 1 GHz.
In addition, smaller power converters and relays for a variety of applications are also needed which can not be manufactured using current techniques.
In response to the concerns discussed above, what is needed is an inductor that overcomes the problems of the prior art.
SUMMARY OF THE INVENTION
The present invention is a three-dimensional coil inductor and a method for fabricating said inductor. The inductor can take two forms. A first inductor includes a substrate, such as a silicon wafer; a set of lower electrically conductive traces positioned on the substrate; a core placed over the lower traces; a set of side electrically conductive traces laid on the core and the lower traces; and a set of upper electrically conductive traces attached to the side traces so as to form the first inductor. A second inductor includes a substrate including a recess; a set of lower traces placed on the substrate within the recess; a set of side traces placed on the substrate and attached to the set of lower traces within the recess; a core positioned over the lower traces; and a set of upper traces overlaying the core and attached to the set of side traces so as to form the second inductor.
Fabrication of the first inductor includes the steps of forming a set of lower traces on a substrate; positioning a core over the lower traces; forming a set of side traces on the core; connecting the side traces to the lower traces; forming a set of upper traces on the core; and connecting the upper traces to the side traces so as to form a coil structure. Fabrication of the second inductor includes the steps of providing a substrate having a recess; forming a set of lower traces within the recess; forming a set of side traces within the recess; connecting the side traces to the lower traces; positioning a core over the lower traces; forming a set of upper traces on the core; and connecting the upper traces to the side traces so as to form a coil structure.
The present invention permits fabrication of miniature three-dimensional versions of efficient, macroscopic coil or solenoidal inductors as well as other electromagnetic components and systems. The present invention is particularly useful in RF applications, such as cellular phones, where improvements in IC technology can yield a significant competitive advantage. The three-dimensional inductor structure minimizes capacitive coupling to the substrate and eddy current loss. Low fabrication temperatures enable the inductor to be placed on top of a substrate having active devices without affecting characteristics of those devices. Thick copper traces can be used to reduce series resistance, ensuring a high Q factor for RF applications, possibly enabling construction of monolithic wireless transceivers. Monolithic indicates that inductor windings are deposited on a three dimensional inductor core, in contrast to current practices of either wrapping a wire around a three dimensional core, or depositing metal on a substantially two dimensional core.
Electromagnets which can handle higher coil currents and operate relays can also be fabricated using the techniques of the present invention. Compact and integrated power converters can also be fabricated. Such power converters could find application in various power generation, storage and distribution systems. Performance of such devices would far exceed that of conventional component-based systems in terms of power density, efficiency, form factor and cost.
These and other aspects of the invention will be recognized by those skilled in the art upon review of the detailed description, drawings, and claims set forth below.
BRIEF DESCRIPTION OF THE DRAWINGS
FIGS. 1A and 1B are pictorial diagrams of a top view and a cross-section view of a first three-dimensional coil inductor fabricated on a first substrate;
FIGS. 2A through 2G are pictorial diagrams of a first exemplary method for fabricating an inductor similar to the first inductor on a substrate similar to the first substrate;
FIG. 3 is a pictorial diagram of a top view of a two-turn inductor fabricated using the exemplary method;
FIG. 4 is a pictorial diagram of a perspective view of the two-turn inductor fabricated using the exemplary method;
FIG. 5 is a pictorial diagram of a perspective view of a one-turn inductor fabricated using the exemplary method;
FIG. 6 is a graph of inductance (L) and quality (Q) verses frequency (GHz) for the one-turn inductor;
FIG. 7 is a pictorial diagram of a perspective view of a four-turn inductor fabricated using the exemplary method;
FIG. 8 is a graph of inductance (L) and quality (Q) verses frequency (GHz) for the four-turn inductor; and
FIGS. 9A through 9D are a pictorial diagram of an exemplary method for fabricating a second three-dimensional coil inductor within a second substrate.
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT
FIGS. 1A and 1B are pictorial diagrams of a top view and a cross-section view of a first three-dimensional coil inductor 102 fabricated on a first substrate 104. The first substrate 104 is a silicon-substrate, however, those skilled in the art will recognize that the first inductor 102 may also be constructed over a non-silicon substrate. The inductor 102 consists of a set of traces formed about a central core 106. The traces include a set of lower traces 108 formed over an oxide 110 on the substrate 104, a set of side traces 112 formed about the core 106, and a set of upper traces 114 formed on top of the core 106. The traces 108, 112, 114 are connected to each other at a series of joints 116 to form a continuous spiral loop which is the inductor 102. In an alternate embodiment, the core 106 can be dissolved or otherwise removed from the inductor 102.
The first inductor 102 shown in FIG. 1 is a two-turn 118 coil inductor. The inductor 102 design reduces a portion 120 of the inductor 102 which is in a close proximity to the substrate 104. Such design reduces substrate 104 loss and thus increases a Q-factor and a self-resonant frequency of the inductor 102, when compared with common spiral conductors.
Dimensions shown in FIG. 1 depict an experimental inductor. Additional details on the experimental inductor follow, however, those skilled in the art will recognize that other embodiments of the inductor 102 may have a different number of turns, set of dimensions, and may be formed from a different set of materials. In the experimental inductor, the traces are formed of Copper (Cu). The low sheet resistance of the copper supports a higher Q-factor. The trace thickness is set to 5 um for inductor operating frequencies near 1 GHz. Trace width is set to about 50 um. The core 106 can be Alumina, which has minimal loss and therefore also supports a high Q-factor at high frequencies, or the core 106 can be a ferro-magnetic material, depending upon how the inductor is to be used. Using a first construction method, the core 106 is prefabricated and placed on top of the lower traces 108. In such first construction method a core width should be sufficiently wide so as to discourage tilting of the core 106 during attachment. However, using a second preferred construction method, a mold, having an opening over where the core 106 is to be positioned, is placed over the substrate 104 and a core material is directed into the opening. The second construction method is preferred since a large number of inductor cores may be fabricated simultaneously using a single mold and processing step. In the experimental inductor, the core 106 has a cross-section of 650 um by 500 um.
FIGS. 2A through 2G are pictorial diagrams of a first exemplary method for fabricating an inductor similar to the first inductor on a substrate 202 similar to the first substrate 104. Since typical RF transceivers employ inductances on the order of 5 nH, the first exemplary method particularly fabricates inductors with one, two, and four turns of a similar inductance. However, those skilled in the art will recognize that specific materials and thicknesses presented below may be varied to fabricate a wide variety of monolithic inductors. For instance, the substrate 202 may be either silicon or ceramic.
First, the substrate 202 passivated with 5 um or 10 um of a low-temperature oxide 204, see FIG. 2A. Second, a 500 Å titanium 206 and 3000 Å copper seed layer 208 are sputtered over the oxide 204, see FIG. 2B. Next, the two layers 206 and 208 are covered by an 8 um thick electroplated photo-resist 210. An electroplating method is chosen because such method can conformally deposit a thick resist on a complex surface, such as an inductor core which is discussed later. Next, the photo-resist 210 is exposed through a pattern representing a set of lower traces using photolithography techniques. Then, 5 um of copper is electroplated to the copper seed layer 208 to form the set of lower traces 212, see FIG. 2C. To prevent copper oxidation, the electroplated copper is passivated with two 1000 Å layers of electrolytic nickel and gold 214. Next, the photo-resist 210 and copper/titanium seed layers 204 and 208 are removed with a wet etch, leaving the lower metal traces 212 of the inductor on the substrate 202, see FIG. 2D.
A core 216 for the inductor can be an insulator, such as Alumina, or a ferromagnetic material, such as iron. In one embodiment, a discrete core is cut from a wafer and bonded to the lower copper traces 212 and 214 with an epoxy which is applied at each end of the core and which does not protrude into a high field region between and around the lower copper traces 212 and 214. In another embodiment, a core is formed using a preconstructed mold which shapes a core material or a precursor core material. The mold could be made of polyethylene and the core precursor could be a silica aerogel or xerogel.
The core 216 is located on the traces 212 and 214 so that each end of each of the traces 212 and 214 protrude beyond the core and the core 216 substantially comes into physical contact with the traces, see FIG. 2E. If the core 216 is a conducting material, such as iron, an insulating layer is applied to the traces 212 and 214 before the core 216 is deposited. The insulating layer does not cover the ends of the traces. An insulating layer could instead or additionally be applied about the conducting core before locating the core on the lower traces.
The core 216 is sputtered with a 500 Å titanium 218 and 3000 Å copper seed layer 220, which are then covered by an 8 um thick electroplated photo-resist 222, see FIG. 2F. Next, the photo-resist 222 is exposed using 3-D Laser Pantography techniques to form a pattern representing a set of side 224 and upper 226 traces. 3-D Laser Pantography is a technique which uses a mask-less direct-write laser to perform photolithography on a three-dimensional surface. U.S. patent application Ser. No. 08/387,495, entitled “3-D Laser Patterning Process,” filed on Feb. 13, 1995 is incorporated herein by reference and provides a detailed discussion of how the side and upper traces may be formed on the substrate using 3-D Laser Pantography techniques.
After developing the laser exposed photo-resist 222, copper 5 um thick is electroplated to the core 216 to form the set of side 224 and upper 226 traces. To prevent copper oxidation, the electroplated copper is passivated with two 1000 Å layers of electrolytic nickel and gold 228. Next, the photo-resist 222 is removed with a wet etch, followed by removal of the seed layer 220, see FIG. 2G. The lower, side, and upper traces are in electrical communication with each other and thus the inductor is formed. FIG. 1B illustrates an embodiment with the core 106 having side dimensions of 650 μm. Since the lower traces 108 are shown having a thickness of 5 μm, the dimensions of the core are significantly larger than the thickness of the lower traces.
Some inductor embodiments may require a gas (i.e. non-solid) core. To effect such a design using the present invention, a core material susceptible to solvents may be chosen and an additional step during fabrication is dissolving the core of the inductor after lower, side and upper traces have been formed. For example, a molded silica aerogel or xerogel core could be rapidly etched away without substantial damage to other materials using a solution containing hydrogen fluoride and an appropriate substitute for the titanium layer.
The fabrication steps described above can be incorporated into computer programs which controls various manufacturing equipment to form the inductor. Such programs preferably operate on a conventionally known computer system (not shown). The computer system includes an internal memory for storing computer program instructions which control how a processing unit within the computer accepts, transforms, and outputs data which controls the manufacturing equipment. Those skilled in the art will recognize that the internal memory can be configured with computer memory media, such as a compact disk, flash memory cards, a magnetic disc drive or a dynamic random access memory.
FIG. 3 is a pictorial diagram of a top view of a two-turn inductor 302 fabricated using the first exemplary method. The inductor 302 is viewed using a scanning electron microscope on a standard silicon wafer substrate 304 having a 5 um oxide layer. The inductor 302 has a core 306 and top trace lines 308, which are visible in this pictorial. The inductor 302 has an 8 nH inductance, and a peak Q-value of 16 near 900 MHz. This Q-value is substantially higher than that for common spiral inductors.
FIG. 4 is a pictorial diagram of a perspective view of the two-turn inductor 302 fabricated using the first exemplary method. The core 306 and side-wall trace lines 310 are visible in this pictorial.
FIG. 5 is a pictorial diagram of a perspective view of a one-turn inductor 502 fabricated using the first exemplary method. The inductor 502 is viewed using a scanning electron microscope on a standard silicon wafer substrate 504. The inductor 502 has a core 506, upper trace lines 508, side trace lines 510, and lower trace lines 512 which are visible in this pictorial.
FIG. 6 is a graph of inductance (L) 602 and quality (Q) 604 verses frequency (GHz) 606 for the one-turn inductor 502. A Q-value of 30 at 1 GHz and a resonant frequency of over 10 GHz were measured for the single turn inductor 502. The 10 GHz resonant frequency is well above a typical 1 GHz operating frequency for most wireless communications devices.
FIG. 7 is a pictorial diagram of a perspective view of a four-turn inductor 702 fabricated using the first exemplary method. The inductor 702 is viewed using a scanning electron microscope on a standard silicon wafer substrate 704. The inductor 702 has a core 706, upper trace lines 708, side trace lines 710, and lower trace lines 712 which are visible in this pictorial.
FIG. 8 is a graph of inductance (L) 802 and quality (Q) 804 verses frequency (GHz) 806 for the four-turn inductor 702. A Q-value of about 18 at about 700 MHz and a resonant frequency of over 4 GHz were measured for the four turn inductor 702.
FIGS. 9A through 9D are a pictorial diagram of a second exemplary method for fabricating a second three-dimensional coil inductor within a second substrate 902. The second substrate 902 is preferably a non-silicon substrate, such as a ceramic circuit board.
The second exemplary method of inductor fabrication is an alternative especially if a thick film (e.g. ceramic or FR4) circuit-board substrate is used. The second exemplary method of inductor fabrication is also recommended for use in proximity to silicon ICs which would normally be attached, both physically and electrically, to a circuit board.
The second exemplary method begins by providing a substrate with a recess 904 having a dimension based on a desired inductance, see FIG. 9A. The recess 904 can be of any geometric profile, both in cross-section and axially. For instance, either cross-section of the recess 904 may be rectangular with vertical walls, trapezoidal with walls sloping outward as they ascend, or generally of a curved shape. Surfaces in the substrate 902 which form the recess 904 are preferably non-conductive. If the surfaces are conductive, an insulative substance is attached to those surfaces. Next, a set of top 912, side 914, and lower 916 traces are fabricated using the metalization and 3D Laser Pantography steps discussed earlier in reference to the first exemplary method, as shown in FIG. 9B. The top traces 912 are located on a top surface 906 of the substrate 902. The side traces 914 are located down sides 908 of the recess 904. The lower traces 916 are located across a bottom 910 of the recess 904. Two traces are shown in FIG. 9B in preparation for fabricating a one-turn inductor.
In a next step, a core 918 is formed in the recess 904. Again, the core 918 can be an insulator or a ferromagnetic material, such as iron. The core 918 can be a discrete part which inserted into the recess 904 or can be poured into the recess 904 either in a melted form or as a liquid precursor material which is subsequently cured, see FIG. 9C.
If the core 918 is discrete, a portion of a gap between a top portion of the core 918 and a top portion of the recess 904 and proximate to the side traces 914 is preferably bridged. Just a portion or an entire amount of the gap may be bridged. Such gap can be bridged with a liquid epoxy which subsequently hardens.
If the core 918 is a conducting material, such as iron, in one embodiment, an insulating layer is applied to the traces 914 and 916 in the recess 904 prior to placing the core 918 into the recess 904. In another embodiment, an insulating layer is applied to the core 918 before insertion. In yet another embodiment, spacers for keeping the core 918 slightly away from the traces 914 and 916 are inserted in the recess 904 to prevent the core 918 from shorting the traces to each other.
Lastly, an upper trace 920 is laid over the core 918 and connects to two of the top traces 912 which completes fabrication of the one-turn inductor, see FIG. 9D. Those skilled in the art will recognize that an inductor of any number of turns may be fabricated using these techniques. As an optional additional step, the core 918 may be chosen to be susceptible to a solvent and the solvent can then be used to dissolve the core 918, leaving the one-turn inductor intact.
In an alternate embodiment, the techniques discussed herein may be used to form coils for solenoids, relays, transformers, antennas, and other electrical devices having coil structures. In another alternate embodiment, the techniques discussed herein may be used to form monolithic mechanical structures such as springs or heat spreaders. In addition, other monolithic structures may be formed using the techniques described here which form a non-coil lattice or array structures.
While the present invention has been described with reference to a preferred embodiment, those skilled in the art will recognize that various modifications may be made. Variations upon and modifications to the preferred embodiment are provided by the present invention, which is limited only by the following claims.

Claims (22)

What is claimed is:
1. A method for fabricating a three-dimensional coil, comprising the steps of:
forming a set of lower traces on a substrate;
locating a core having dimensions significantly larger than the thickness of the lower traces over the lower traces;
forming a set of side traces on the core using a three dimensional lithography technique;
coupling the side traces to the lower traces;
forming a set of upper traces on the core; and
coupling the upper traces to the side traces so as to form a coil structure.
2. The method of claim 1, further comprising the step of:
dissolving the core.
3. The method of claim 1, wherein the forming steps comprise the step of:
forming electrically conductive traces.
4. The method of claim 3, wherein the forming steps further comprise the step of:
forming copper traces.
5. The method of claim 1, wherein the forming a set of lower traces step comprises the step of:
forming a set of lower traces on a silicon substrate.
6. The method of claim 1, wherein the forming a set of lower traces step comprises the step of:
forming a set of lower traces on a ceramic substrate.
7. The method of claim 1, wherein the step of locating a core comprises the steps of:
placing a mold over the lower traces; and
distributing a core material into the mold.
8. The method of claim 1, wherein the step of locating a core comprises the step of:
locating an insulating core over the lower traces.
9. The method of claim 1, wherein the step of locating a core comprises the step of:
locating a ferro-magnetic core over the lower traces.
10. The method of claim 1, further comprising the step of:
inserting an insulator over the lower traces before locating a core over the lower traces.
11. The method of claim 1, wherein the step of locating a core comprises the step of:
locating a ferromagnetic core with an outer insulating layer.
12. A system for fabricating a three-dimensional coil, comprising:
means for forming a set of lower traces on a substrate;
means for locating a core having dimensions significantly larger than the thickness of the lower traces over the lower traces;
means for forming a set of side traces on the core using a three dimensional lithography technique;
means for coupling the side traces to the lower traces;
means for forming a set of upper traces on the core; and
means for coupling the upper traces to the side traces so as to form a coil structure.
13. The system of claim 12, further comprising:
means for dissolving the core.
14. The system of claim 12, wherein the means for forming comprise:
means for forming electrically conductive traces.
15. The system of claim 12, further comprising:
means for inserting an insulator over the lower traces before the means for locating a core over the lower traces.
16. The system of claim 12, wherein the means for locating a core comprises:
means for placing a mold over the lower traces; and
means for distributing a core material into the mold.
17. A computer-usable medium embodying computer program code for causing a computer to fabricate a three-dimensional coil, by performing the steps of:
forming a set of lower traces on a substrate;
locating a core having dimensions significantly larger than the thickness of the lower traces over the lower traces;
forming a set of side traces on the core using a three-dimensional lithography technique;
coupling the side traces to the lower traces;
forming a set of upper traces on the core; and
coupling the upper traces to the side traces so as to form a coil structure.
18. The computer-usable medium of claim 17, further performing the step of:
dissolving the core.
19. The computer-usable medium of claim 17, wherein the forming steps performs the step of:
forming electrically conductive traces.
20. The computer-usable medium of claim 17, further performing the step of:
inserting an insulator over the lower traces before locating a core over the lower traces.
21. The computer-usable medium of claim 17, wherein the step of locating a core performs the steps of:
placing a mold over the lower traces; and
distributing a core material into the mold.
22. A method for fabricating a three-dimensional coil, comprising the steps of:
forming a set of lower traces on a substrate;
locating a core having sides substantially orthogonal to the lower traces over the lower traces;
forming a set of side traces on the core by creating a pattern on the substantially orthogonal surfaces;
coupling the side traces to the lower traces;
forming a set of upper traces on the core; and
coupling the upper traces to the side traces so as to form a coil structure.
US09/206,498 1997-12-08 1998-12-07 Three-dimensional coil inductor Expired - Fee Related US6417754B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/206,498 US6417754B1 (en) 1997-12-08 1998-12-07 Three-dimensional coil inductor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US6795597P 1997-12-08 1997-12-08
US09/206,498 US6417754B1 (en) 1997-12-08 1998-12-07 Three-dimensional coil inductor

Publications (1)

Publication Number Publication Date
US6417754B1 true US6417754B1 (en) 2002-07-09

Family

ID=26748434

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/206,498 Expired - Fee Related US6417754B1 (en) 1997-12-08 1998-12-07 Three-dimensional coil inductor

Country Status (1)

Country Link
US (1) US6417754B1 (en)

Cited By (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020095773A1 (en) * 1999-07-09 2002-07-25 Micron Technology, Inc. Integrated circuit inductors
EP1398801A2 (en) 2002-09-13 2004-03-17 Samsung Electronics Co., Ltd. Inductor for radio frequency integrated circuit
US20060097838A1 (en) * 2004-11-05 2006-05-11 Harris Corporation Microwave tunable inductor and associated methods
WO2007038309A2 (en) 2005-09-22 2007-04-05 Radial Electronics, Inc. Magnetic components
US20070236319A1 (en) * 2006-04-04 2007-10-11 Tsun-Lai Hsu Inductor structure
FR2909482A1 (en) * 2006-12-01 2008-06-06 Commissariat Energie Atomique Rectilinear solenoid winding for e.g. permeameter, has turns, whose one of dimensions is variable and determined individually with respect to position of turns along winding and predetermined magnetic characteristic of winding
US20090115022A1 (en) * 2007-11-06 2009-05-07 Nec Electronics Coroporation Semiconductor device
US20090159672A1 (en) * 2007-12-24 2009-06-25 Dynamics Inc. Cards with serial magnetic emulators
US20100007456A1 (en) * 2006-11-14 2010-01-14 Nxp, B.V. Manufacturing of an electronic circuit having an inductance
US20100188183A1 (en) * 2007-06-12 2010-07-29 Advanced Magnetic Solutions Limited Magnetic Induction Devices And Methods For Producing Them
US8471358B2 (en) 2010-06-01 2013-06-25 Taiwan Semiconductor Manufacturing Company, Ltd. 3D inductor and transformer
US20140327496A1 (en) * 2013-05-06 2014-11-06 Qualcomm Incorporated Tunable diplexers in three-dimensional (3d) integrated circuits (ic) (3dic) and related components and methods
US9013892B2 (en) 2012-12-25 2015-04-21 Industrial Technology Research Institute Chip stacking structure
US9041152B2 (en) 2013-03-14 2015-05-26 Taiwan Semiconductor Manufacturing Company, Ltd. Inductor with magnetic material
CN104681534A (en) * 2013-11-29 2015-06-03 日月光半导体制造股份有限公司 Adjustable three-dimensional inductance element
US9059026B2 (en) 2010-06-01 2015-06-16 Taiwan Semiconductor Manufacturing Company, Ltd. 3-D inductor and transformer
US9159778B2 (en) 2014-03-07 2015-10-13 International Business Machines Corporation Silicon process compatible trench magnetic device
US20160181004A1 (en) * 2014-12-19 2016-06-23 Texas Instruments Incorporated Embedded coil assembly and production method
US20160190113A1 (en) * 2014-12-24 2016-06-30 Sujit Sharan Passive components in vias in a stacked integrated circuit package
US20160203904A1 (en) * 2014-03-31 2016-07-14 International Business Machines Corporation Thin film inductor with extended yokes
CN106898458A (en) * 2017-03-24 2017-06-27 上海华虹宏力半导体制造有限公司 Inductor and forming method thereof
US9754712B2 (en) 2005-09-22 2017-09-05 Radial Electronics, Inc. Embedded magnetic components and methods
US9754714B2 (en) 2009-07-31 2017-09-05 Radial Electronics, Inc. Embedded magnetic components and methods
US10049803B2 (en) 2005-09-22 2018-08-14 Radial Electronics, Inc. Arrayed embedded magnetic components and methods
WO2018192976A1 (en) * 2017-04-20 2018-10-25 Gottfried Wilhelm Leibniz Universität Hannover Electrical circuit structure and method for producing same
US10241850B2 (en) 2013-10-02 2019-03-26 Grid Logic Incorporated Non-magnetodielectric flux concentrator
US10350683B2 (en) 2013-10-02 2019-07-16 Grid Logic Incorporated Multiple flux concentrator heating
US10431367B2 (en) 2005-09-22 2019-10-01 Radial Electronics, Inc. Method for gapping an embedded magnetic device
US10522279B2 (en) 2005-09-22 2019-12-31 Radial Electronics, Inc. Embedded high voltage transformer components and methods
US10854370B2 (en) 2014-12-19 2020-12-01 Texas Instruments Incorporated Embedded coil assembly and method of making
US11007600B2 (en) 2013-06-10 2021-05-18 Grid Logic Incorporated System and method for additive manufacturing
US11446739B2 (en) 2016-02-03 2022-09-20 Grid Logic Incorporated System and method for manufacturing a part
WO2023034600A1 (en) * 2021-09-03 2023-03-09 3D Glass Solutions, Inc. Power amplifier system in a package
US11769623B2 (en) * 2014-11-19 2023-09-26 Murata Manufacturing Co., Ltd. Coil component
US11813672B2 (en) 2020-05-08 2023-11-14 Grid Logic Incorporated System and method for manufacturing a part
US11894594B2 (en) 2017-12-15 2024-02-06 3D Glass Solutions, Inc. Coupled transmission line resonate RF filter
US11908617B2 (en) 2020-04-17 2024-02-20 3D Glass Solutions, Inc. Broadband induction
US11929199B2 (en) 2014-05-05 2024-03-12 3D Glass Solutions, Inc. 2D and 3D inductors fabricating photoactive substrates
US11962057B2 (en) 2019-04-05 2024-04-16 3D Glass Solutions, Inc. Glass based empty substrate integrated waveguide devices

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5194806A (en) * 1990-06-07 1993-03-16 Kabushiki Kaisha Toshiba Strain sensor including an amorphous magnetic metal member, and a method of producing the strain sensor
US5241450A (en) * 1992-03-13 1993-08-31 The United States Of America As Represented By The United States Department Of Energy Three dimensional, multi-chip module
US5372967A (en) * 1992-01-27 1994-12-13 Motorola, Inc. Method for fabricating a vertical trench inductor
US5450755A (en) * 1992-10-21 1995-09-19 Matsushita Electric Industrial Co., Ltd. Mechanical sensor having a U-shaped planar coil and a magnetic layer
US5534830A (en) * 1995-01-03 1996-07-09 R F Prime Corporation Thick film balanced line structure, and microwave baluns, resonators, mixers, splitters, and filters constructed therefrom
US5576680A (en) * 1994-03-01 1996-11-19 Amer-Soi Structure and fabrication process of inductors on semiconductor chip
US5766441A (en) * 1995-03-29 1998-06-16 Robert Bosch Gmbh Method for manfacturing an orifice plate
US5781091A (en) * 1995-07-24 1998-07-14 Autosplice Systems Inc. Electronic inductive device and method for manufacturing
US5793272A (en) * 1996-08-23 1998-08-11 International Business Machines Corporation Integrated circuit toroidal inductor
US5834162A (en) * 1996-10-28 1998-11-10 Regents Of The University Of California Process for 3D chip stacking
US5933712A (en) * 1997-03-19 1999-08-03 The Regents Of The University Of California Attachment method for stacked integrated circuit (IC) chips

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5194806A (en) * 1990-06-07 1993-03-16 Kabushiki Kaisha Toshiba Strain sensor including an amorphous magnetic metal member, and a method of producing the strain sensor
US5372967A (en) * 1992-01-27 1994-12-13 Motorola, Inc. Method for fabricating a vertical trench inductor
US5241450A (en) * 1992-03-13 1993-08-31 The United States Of America As Represented By The United States Department Of Energy Three dimensional, multi-chip module
US5450755A (en) * 1992-10-21 1995-09-19 Matsushita Electric Industrial Co., Ltd. Mechanical sensor having a U-shaped planar coil and a magnetic layer
US5576680A (en) * 1994-03-01 1996-11-19 Amer-Soi Structure and fabrication process of inductors on semiconductor chip
US5534830A (en) * 1995-01-03 1996-07-09 R F Prime Corporation Thick film balanced line structure, and microwave baluns, resonators, mixers, splitters, and filters constructed therefrom
US5766441A (en) * 1995-03-29 1998-06-16 Robert Bosch Gmbh Method for manfacturing an orifice plate
US5781091A (en) * 1995-07-24 1998-07-14 Autosplice Systems Inc. Electronic inductive device and method for manufacturing
US5793272A (en) * 1996-08-23 1998-08-11 International Business Machines Corporation Integrated circuit toroidal inductor
US5834162A (en) * 1996-10-28 1998-11-10 Regents Of The University Of California Process for 3D chip stacking
US5933712A (en) * 1997-03-19 1999-08-03 The Regents Of The University Of California Attachment method for stacked integrated circuit (IC) chips

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
Ahn et al., A Fully Integrated Planar Toroidal Inductor with a Micomachined Nickel-Iron Magnetic Bar, Sep. 1994, pp. 463-469.* *
Microwave Inductors and Capacitors in Standard Multilevel Interconnect Silicon Technology, Joachim N. Burghartz, IEEE Transactions on Microwave Theory and Techniques, vol. 44, No. 1, Jan. 1996, pp. 100-104.
Senda et al., High Frequency Magnetic Properties of CoFe/SiO2 Multilayer Film with the Inverse Magnetostrictive Effect, Jan. 1994, pp. 155-158.* *
Si IC-Compatible Inductors and LC Passive Filters, Nhat M. Nguyen et al., IEEE Journal of Solid-State Circuits, vol. 25, No. 4, Aug. 1990, pp. 1028-1031.
Surface Micromachined Solenoid Inductors for High Frequency Applications, Yong-Jun Kim et al., IEEE Transactions on Components, Packaging, and Manufacturing Technology, Part C, vol. 21, No. 1, Jan. 1998, pp. 26-33.

Cited By (72)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020095770A1 (en) * 1999-07-09 2002-07-25 Micron Technology, Inc. Integrated circuit inductors
US20020095773A1 (en) * 1999-07-09 2002-07-25 Micron Technology, Inc. Integrated circuit inductors
US7388462B2 (en) * 1999-07-09 2008-06-17 Micron Technology, Inc. Integrated circuit inductors
US7158004B2 (en) 1999-07-09 2007-01-02 Micron Technology, Inc. Integrated circuit inductors
US7205876B2 (en) 2002-09-13 2007-04-17 Samsung Electronics Co., Ltd. Inductor for radio frequency integrated circuit
EP1398801A2 (en) 2002-09-13 2004-03-17 Samsung Electronics Co., Ltd. Inductor for radio frequency integrated circuit
US20040119574A1 (en) * 2002-09-13 2004-06-24 Lee Kwang-Du Inductor for radio frequency integrated circuit
EP1398801A3 (en) * 2002-09-13 2005-08-24 Samsung Electronics Co., Ltd. Inductor for radio frequency integrated circuit
US7148783B2 (en) 2004-11-05 2006-12-12 Harris Corporation Microwave tunable inductor and associated methods
US20060097838A1 (en) * 2004-11-05 2006-05-11 Harris Corporation Microwave tunable inductor and associated methods
WO2007038309A2 (en) 2005-09-22 2007-04-05 Radial Electronics, Inc. Magnetic components
US9355769B2 (en) 2005-09-22 2016-05-31 Radial Electronics, Inc. Methods for manufacturing magnetic components
EP1927118A4 (en) * 2005-09-22 2015-05-06 Radial Electronics Inc Magnetic components
US10522279B2 (en) 2005-09-22 2019-12-31 Radial Electronics, Inc. Embedded high voltage transformer components and methods
US9754712B2 (en) 2005-09-22 2017-09-05 Radial Electronics, Inc. Embedded magnetic components and methods
US10049803B2 (en) 2005-09-22 2018-08-14 Radial Electronics, Inc. Arrayed embedded magnetic components and methods
US10431367B2 (en) 2005-09-22 2019-10-01 Radial Electronics, Inc. Method for gapping an embedded magnetic device
US10347409B2 (en) 2005-09-22 2019-07-09 Radial Electronics, Inc. Arrayed embedded magnetic components and methods
US20070236319A1 (en) * 2006-04-04 2007-10-11 Tsun-Lai Hsu Inductor structure
US20080303623A1 (en) * 2006-04-04 2008-12-11 Tsun-Lai Hsu Inductor structure
US7667566B2 (en) 2006-04-04 2010-02-23 United Microelectronics Corp. Inductor structure
US7952460B2 (en) * 2006-11-14 2011-05-31 Nxp B.V. Manufacturing of an electronic circuit having an inductance
CN101542651B (en) * 2006-11-14 2012-03-21 Nxp股份有限公司 Manufacturing of an electronic circuit having an inductance
US20100007456A1 (en) * 2006-11-14 2010-01-14 Nxp, B.V. Manufacturing of an electronic circuit having an inductance
US20100066472A1 (en) * 2006-12-01 2010-03-18 Commissariat A L'energie Atomique Optimised solenoid winding
WO2008071886A1 (en) * 2006-12-01 2008-06-19 Commissariat A L'energie Atomique Optimised solenoid winding
FR2909482A1 (en) * 2006-12-01 2008-06-06 Commissariat Energie Atomique Rectilinear solenoid winding for e.g. permeameter, has turns, whose one of dimensions is variable and determined individually with respect to position of turns along winding and predetermined magnetic characteristic of winding
US8106739B2 (en) 2007-06-12 2012-01-31 Advanced Magnetic Solutions United Magnetic induction devices and methods for producing them
US20100188183A1 (en) * 2007-06-12 2010-07-29 Advanced Magnetic Solutions Limited Magnetic Induction Devices And Methods For Producing Them
US20090115022A1 (en) * 2007-11-06 2009-05-07 Nec Electronics Coroporation Semiconductor device
US11055600B2 (en) 2007-12-24 2021-07-06 Dynamics Inc. Cards with serial magnetic emulators
US20090159672A1 (en) * 2007-12-24 2009-06-25 Dynamics Inc. Cards with serial magnetic emulators
US9361569B2 (en) 2007-12-24 2016-06-07 Dynamics, Inc. Cards with serial magnetic emulators
US9754714B2 (en) 2009-07-31 2017-09-05 Radial Electronics, Inc. Embedded magnetic components and methods
US9059026B2 (en) 2010-06-01 2015-06-16 Taiwan Semiconductor Manufacturing Company, Ltd. 3-D inductor and transformer
US9373673B2 (en) 2010-06-01 2016-06-21 Taiwan Semiconductor Manufacturing Company, Ltd. 3-D inductor and transformer
US8471358B2 (en) 2010-06-01 2013-06-25 Taiwan Semiconductor Manufacturing Company, Ltd. 3D inductor and transformer
US9013892B2 (en) 2012-12-25 2015-04-21 Industrial Technology Research Institute Chip stacking structure
US9449917B2 (en) 2013-03-14 2016-09-20 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming an inductor with magnetic material
US9041152B2 (en) 2013-03-14 2015-05-26 Taiwan Semiconductor Manufacturing Company, Ltd. Inductor with magnetic material
US20140327496A1 (en) * 2013-05-06 2014-11-06 Qualcomm Incorporated Tunable diplexers in three-dimensional (3d) integrated circuits (ic) (3dic) and related components and methods
US9634640B2 (en) * 2013-05-06 2017-04-25 Qualcomm Incorporated Tunable diplexers in three-dimensional (3D) integrated circuits (IC) (3DIC) and related components and methods
US9813043B2 (en) 2013-05-06 2017-11-07 Qualcomm Incorporated Tunable diplexers in three-dimensional (3D) integrated circuits (IC) (3DIC) and related components and methods
US11007600B2 (en) 2013-06-10 2021-05-18 Grid Logic Incorporated System and method for additive manufacturing
US10350683B2 (en) 2013-10-02 2019-07-16 Grid Logic Incorporated Multiple flux concentrator heating
US10241850B2 (en) 2013-10-02 2019-03-26 Grid Logic Incorporated Non-magnetodielectric flux concentrator
CN104681534A (en) * 2013-11-29 2015-06-03 日月光半导体制造股份有限公司 Adjustable three-dimensional inductance element
CN104681534B (en) * 2013-11-29 2017-11-03 日月光半导体制造股份有限公司 Adjustable three-dimensional inductance element
US9406740B2 (en) 2014-03-07 2016-08-02 International Business Machines Corporation Silicon process compatible trench magnetic device
US9159778B2 (en) 2014-03-07 2015-10-13 International Business Machines Corporation Silicon process compatible trench magnetic device
US20160203904A1 (en) * 2014-03-31 2016-07-14 International Business Machines Corporation Thin film inductor with extended yokes
US11929199B2 (en) 2014-05-05 2024-03-12 3D Glass Solutions, Inc. 2D and 3D inductors fabricating photoactive substrates
US11769623B2 (en) * 2014-11-19 2023-09-26 Murata Manufacturing Co., Ltd. Coil component
US20160181004A1 (en) * 2014-12-19 2016-06-23 Texas Instruments Incorporated Embedded coil assembly and production method
US10256027B2 (en) * 2014-12-19 2019-04-09 Texas Instruments Incorporated Embedded coil assembly and production method
US10854370B2 (en) 2014-12-19 2020-12-01 Texas Instruments Incorporated Embedded coil assembly and method of making
US10978239B2 (en) 2014-12-19 2021-04-13 Texas Instruments Incorporated Embedded coil assembly and method of making
CN107112120A (en) * 2014-12-19 2017-08-29 德克萨斯仪器股份有限公司 Embedded coil block and its production method
CN107112120B (en) * 2014-12-19 2021-11-05 德克萨斯仪器股份有限公司 Embedded coil component and production method thereof
US20160190113A1 (en) * 2014-12-24 2016-06-30 Sujit Sharan Passive components in vias in a stacked integrated circuit package
US10236209B2 (en) * 2014-12-24 2019-03-19 Intel Corporation Passive components in vias in a stacked integrated circuit package
US11031288B2 (en) * 2014-12-24 2021-06-08 Intel Corporation Passive components in vias in a stacked integrated circuit package
US20190157152A1 (en) * 2014-12-24 2019-05-23 Intel Corporation Passive components in vias in a stacked integrated circuit package
US11446739B2 (en) 2016-02-03 2022-09-20 Grid Logic Incorporated System and method for manufacturing a part
CN106898458A (en) * 2017-03-24 2017-06-27 上海华虹宏力半导体制造有限公司 Inductor and forming method thereof
CN106898458B (en) * 2017-03-24 2018-08-10 上海华虹宏力半导体制造有限公司 Inductor and forming method thereof
WO2018192976A1 (en) * 2017-04-20 2018-10-25 Gottfried Wilhelm Leibniz Universität Hannover Electrical circuit structure and method for producing same
US11894594B2 (en) 2017-12-15 2024-02-06 3D Glass Solutions, Inc. Coupled transmission line resonate RF filter
US11962057B2 (en) 2019-04-05 2024-04-16 3D Glass Solutions, Inc. Glass based empty substrate integrated waveguide devices
US11908617B2 (en) 2020-04-17 2024-02-20 3D Glass Solutions, Inc. Broadband induction
US11813672B2 (en) 2020-05-08 2023-11-14 Grid Logic Incorporated System and method for manufacturing a part
WO2023034600A1 (en) * 2021-09-03 2023-03-09 3D Glass Solutions, Inc. Power amplifier system in a package

Similar Documents

Publication Publication Date Title
US6417754B1 (en) Three-dimensional coil inductor
US10347409B2 (en) Arrayed embedded magnetic components and methods
US7280024B2 (en) Integrated transformer structure and method of fabrication
US5898991A (en) Methods of fabrication of coaxial vias and magnetic devices
EP0778593B1 (en) Method for realizing magnetic circuits in an integrated circuit
US6249039B1 (en) Integrated inductive components and method of fabricating such components
US6008102A (en) Method of forming a three-dimensional integrated inductor
US7107666B2 (en) Method of manufacturing an ultra-miniature magnetic device
US6054329A (en) Method of forming an integrated circuit spiral inductor with ferromagnetic liner
US5541567A (en) Coaxial vias in an electronic substrate
US20030070282A1 (en) Ultra-miniature magnetic device
US9754714B2 (en) Embedded magnetic components and methods
US20090183358A1 (en) Embedded inductor devices and fabrication methods thereof
US9754712B2 (en) Embedded magnetic components and methods
US20070069333A1 (en) Integrated inductor structure and method of fabrication
JP2004530297A (en) Three-dimensional metal element floating on a semiconductor substrate, its circuit model, and its manufacturing method
Bellaredj et al. Magnetic core solenoid power inductors on organic substrate for system-in-package integrated high-frequency voltage regulators
US6292084B1 (en) Fine inductor having 3-dimensional coil structure and method for producing the same
Liu et al. Toroidal inductors for radio-frequency integrated circuits
JPH05109557A (en) High frequency thin film transformer and high frequency thin film inductor
WO2000005734A1 (en) Ultra-miniature magnetic device
CN219658518U (en) Integrated circuit device
KR100357096B1 (en) micro passive element and fabrication method
Allen Integrated inductors for low cost electronic packages
JP2002513511A (en) Via-free integrated inductive devices for electromagnetic applications

Legal Events

Date Code Title Description
AS Assignment

Owner name: REGENTS OF THE UNIVERSITY OF CALIFORNIA, THE, CALI

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BERNHARDT, ANTHONY F.;MALBA, VINCENT;REEL/FRAME:009634/0979

Effective date: 19981203

AS Assignment

Owner name: ENERGY, U.S. DEPARTMENT OF, CALIFORNIA

Free format text: CONFIRMATORY LICENSE;ASSIGNOR:CALIFORNIA, UNIVERSITY OF;REEL/FRAME:011258/0199

Effective date: 20000831

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: LAWRENCE LIVERMORE NATIONAL SECURITY LLC, CALIFORN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:THE REGENTS OF THE UNIVERSITY OF CALIFORNIA;REEL/FRAME:021217/0050

Effective date: 20080623

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20100709